

PIC17C4X

High-Performance 8-Bit CMOS EPROM/ROM Microcontroller

Devices included in this data sheet:

- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44
- PIC17C42†

Microcontroller Core Features:

- · Only 58 single word instructions to learn
- All single cycle instructions (121 ns) except for program branches and table reads/writes which are two-cycle
- Operating speed:

☆

- DC 33 MHz clock input
- DC 121 ns instruction cycle

Device	Program M	lemory	Data Mamany	
Device	EPROM	ROM	Data Memory	
PIC17CR42	-	2K	232	
PIC17C42A	2K	-	232	
PIC17C43	4K	-	454	
PIC17CR43	-	4K	454	
PIC17C44	8K	-	454	
PIC17C42†	2K	-	232	

 • Hardware Multiplier

(Not available on the PIC17C42)

- Interrupt capability
- 16 levels deep hardware stack
- · Direct, indirect and relative addressing modes
- Internal/External program memory execution
- 64K x 16 addressable program memory space

Peripheral Features:

- 33 I/O pins with individual direction control
- High current sink/source for direct LED drive
- RA2 and RA3 are open drain, high voltage (12V), high current (60 mA), I/O
- Two capture inputs and two PWM outputs
- Captures are 16-bit, max resolution 160 ns
- PWM resolution is 1- to 10-bit
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler
- TMR1: 8-bit timer/counter

†NOT recommended for new designs, use 17C42A.

Pin Diagram

PDIP, CERDIP, Windowed CERDIP

, - ,		
RC1/AD1 → □ RC2/AD2 → □ RC3/AD3 → □ RC4/AD4 → □ RC5/AD5 → □ RC6/AD6 → □ RC7/AD7 → □ RB0/CAP1 → □ RB1/CAP2 → □ RB3/PWM1 → □ RB3/PWM2 → □ RB5/TCLK3 → □ RB6 → □ RB5/TCLK3 → □ RB5/TCLK3 → □ RB7 → □ OSC1/CLK1N □ □	1 40 2 39 33 38 4 37 5 36 6 35 7 34 8 33 9 32 10 31 11 30 12 29 13 28 14 27 15 26 16 25 17 24 18 23 19 22 20 21	+++ RD0/AD8 +++ RD1/AD9 +++ RD3/AD10 +++ RD3/AD11 +++ RD3/AD11 +++ RD3/AD13 +++ RD3/AD13 +++ RD3/AD15 +++ RD7/AD15 +++ RE0/AD14 +++ RE0/AD15 +++ RE0/ALE +++ RE0/ALE
	40 00	
RB7 🛶 🛏	18 23	🔟 🖛 🛏 RA3
OSC1/CLKIN	19 22	☐ ◄—► RA4/RX/DT
	20 21	
	20 21	
L.		

- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)

Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options

CMOS Technology:

- Low-power, high-speed CMOS EPROM/ROM technology
- · Fully static design
- Wide operating voltage range (2.5V to 6.0V)
- · Commercial and Industrial Temperature Range
- Low-power consumption
 - < 5 mA @ 5V, 4 MHz
 - 100 μA typical @ 4.5V, 32 kHz
 - <1 μA typical standby current @ 5V

Pin Diagrams Cont.'d




Table of Contents

1.0	Overview	5
2.0	PIC17C4X Device Varieties	7
3.0	Architectural Overview	9
4.0	Reset	15
5.0	Interrupts	21
6.0	Memory Organization	29
7.0	Table Reads and Table Writes	43
8.0	Hardware Multiplier	49
9.0	I/O Ports	53
10.0	Overview of Timer Resources	
11.0	Timer0	
12.0	Timer1, Timer2, Timer3, PWMs and Captures	
13.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	83
14.0	Special Features of the CPU	99
15.0	Instruction Set Summary	107
16.0	Development Support	143
17.0	PIC17C42 Electrical Characteristics	
18.0	PIC17C42 DC and AC Characteristics	
19.0	PIC17CR42/42A/43/R43/44 Electrical Characteristics	175
20.0	PIC17CR42/42A/43/R43/44 DC and AC Characteristics	
21.0	Packaging Information	205
	dix A: Modifications	
	dix B: Compatibility	
Appen	dix C: What's New	212
Appen	dix D: What's Changed	212
	dix E: PIC16/17 Microcontrollers	
	dix F: Errata for PIC17C42 Silicon	
PIC17	C4X Product Identification System	237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

Applicable Devices 42 R42 42A 43 R43 44

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412B), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

NOTES:

1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44

The PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40/44-Pin, EPROM/ROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in all the other devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices, except the PIC17C42, have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Universal Synchronous Asynchronous Receiver Transmitter (USART)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X and PIC16CXX families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (Appendix B).

1.2 Development Support

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

^{© 1996} Microchip Technology Inc.

TABLE 1-1: PIC17CXX FAMILY OF DEVICES

Features		PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44
Maximum Frequency of Operation		25 MHz	33 MHz				
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V				
Program Memory x16	(EPROM)	2K	-	2K	4K	-	8K
	(ROM)	-	2K	-	-	4K	-
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8)	-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit post	scaler)	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	2
PWM outputs (up to 10-bit	t)	2	2 2 2		2	2	
USART/SCI		Yes	Yes	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Sources		11	11	11	11	11	11
Program Memory Code P	rotect	Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capabil- Source ity Sink		25 mA					
		25 mA ⁽¹⁾					
Package Types		40-pin DIP					
		44-pin PLCC					
		44-pin MQFP					
			44-pin TQFP				

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

2.0 PIC17C4X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C4X Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C4X Product Identification System" at the back of this data sheet to specify the correct part number.

For the PIC17C4X family of devices, there are four device "types" as indicated in the device number:

- C, as in PIC17C42. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC17LC42. These devices have EPROM type memory, operate over an extended voltage range, and reduced frequency range.
- 3. **CR**, as in PIC17**CR**42. These devices have ROM type memory and operate over the standard voltage range.
- 4. LCR, as in PIC17LCR42. These devices have ROM type memory, operate over an extended voltage range, and reduced frequency range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PRO MATETM programmer supports programming of the PIC17C4X. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh	-127	255
<u>+ 01h</u>	<u>+ 1</u>	<u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h); Carry bit = 1
		curry pro - r


Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.


Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

PIC17C4X







IABLE 3-1:	FINU	UT DES				
Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	19	21	37	I	ST	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
OSC2/CLKOUT	20	22	38	0		Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	32	35	7	I/P	ST	Master clear (reset) input/Programming Voltage (VPP) input. This is the active low reset input to the chip.
						PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.
RA0/INT	26	28	44	I	ST	RA0/INT can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.
RA1/T0CKI	25	27	43	I	ST	RA1/T0CKI can also be selected as an external interrupt input, and the interrupt can be configured to be on posi- tive or negative edge. RA1/T0CKI can also be selected to be the clock input to the Timer0 timer/counter.
RA2	24	26	42	I/O	ST	High voltage, high current, open drain input/output port pins.
RA3	23	25	41	I/O	ST	High voltage, high current, open drain input/output port pins.
RA4/RX/DT	22	24	40	I/O	ST	RA4/RX/DT can also be selected as the USART (SCI) Asynchronous Receive or USART (SCI) Synchronous Data.
RA5/TX/CK	21	23	39	I/O	ST	RA5/TX/CK can also be selected as the USART (SCI) Asynchronous Transmit or USART (SCI) Synchronous Clock.
						PORTB is a bi-directional I/O Port with software configurable weak pull-ups.
RB0/CAP1	11	13	29	I/O	ST	RB0/CAP1 can also be the CAP1 input pin.
RB1/CAP2	12	14	30	I/O	ST	RB1/CAP2 can also be the CAP2 input pin.
RB2/PWM1	13	15	31	I/O	ST	RB2/PWM1 can also be the PWM1 output pin.
RB3/PWM2	14	16	32	I/O	ST	RB3/PWM2 can also be the PWM2 output pin.
RB4/TCLK12	15	17	33	I/O	ST	RB4/TCLK12 can also be the external clock input to Timer1 and Timer2.
RB5/TCLK3	16	18	34	I/O	ST	RB5/TCLK3 can also be the external clock input to Timer3.
RB6	17	19	35	I/O	ST	
RB7	18	20	36	I/O	ST	
						PORTC is a bi-directional I/O Port.
RC0/AD0	2	3	19	I/O	TTL	This is also the lower half of the 16-bit wide system bus
RC1/AD1	3	4	20	I/O	TTL	in microprocessor mode or extended microcontroller
RC2/AD2	4	5	21	I/O	TTL	mode. In multiplexed system bus configuration, these pins are address output as well as data input or output.
RC3/AD3	5	6	22	I/O	TTL	
RC4/AD4	6	7	23	I/O	TTL	
RC5/AD5	7	8	24	I/O	TTL	
RC6/AD6	8	9	25	I/O	TTL	
RC7/AD7	9	10	26	I/O	TTL	

TABLE 3-1:PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

TABLE 3-1.	PINOUT DESCRIPTIONS							
Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description		
						PORTD is a bi-directional I/O Port.		
RD0/AD8	40	43	15	I/O	TTL	This is also the upper byte of the 16-bit system bus in		
RD1/AD9	39	42	14	I/O	TTL	microprocessor mode or extended microprocessor mode		
RD2/AD10	38	41	13	I/O	TTL	or extended microcontroller mode. In multiplexed system		
RD3/AD11	37	40	12	I/O	TTL	bus configuration these pins are address output as well as data input or output.		
RD4/AD12	36	39	11	I/O	TTL			
RD5/AD13	35	38	10	I/O	TTL			
RD6/AD14	34	37	9	I/O	TTL			
RD7/AD15	33	36	8	I/O	TTL			
						PORTE is a bi-directional I/O Port.		
RE0/ALE	30	32	4	I/O	TTL	In microprocessor mode or extended microcontroller mode, it is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.		
RE1/OE	29	31	3	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Output Enable (\overline{OE}) control output (active low).		
RE2/WR	28	30	2	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Write Enable (WR) control output (active low).		
TEST	27	29	1	I	ST	Test mode selection control input. Always tie to Vss for nor- mal operation.		
Vss	10, 31	11, 12, 33, 34	5, 6, 27, 28	Р		Ground reference for logic and I/O pins.		
Vdd	1	1, 44	16, 17	Р		Positive supply for logic and I/O pins.		

TABLE 3-1:	PINOUT DESCRIPTIONS
------------	---------------------

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g.GOTO) then two cycles are required to complete the instruction (Example 3-2).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on $\overline{\text{MCLR}}$ or WDT Reset and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>

4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of $\overline{\text{MCLR}}$ (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.




FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}/\text{VPP}$ pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc		—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2:STATUS BITS AND THEIR
SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event	PCH:PCL	CPUSTA	OST Active	
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal ope	ration	0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal operation	ation	0000h	11 01	No
WDT Reset during SLEEP ⁽³⁾		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.




FIGURE 4-2: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 4-4: SLOW RISE TIME (MCLR TIED TO VDD)




FIGURE 4-5: OSCILLATOR START-UPTIME




FIGURE 4-6: USING ON-CHIP POR




FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1






FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Unbanked	L		<u></u>	
INDF0	00h	0000 0000	0000 0000	0000 0000
FSR0	01h	XXXX XXXX	uuuu uuuu	นนนน นนนน
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
PCLATH	03h	0000 0000	0000 0000	uuuu uuuu
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA ⁽³⁾	06h	11 11	11 qq	uu qq
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu(¹⁾
INDF1	08h	0000 0000	0000 0000	<u>uuuu</u> uuuu
FSR1	09h	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	0Ah	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0L	0Bh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0H	0Ch	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL ⁽⁴⁾	0Dh	XXXX XXXX	uuuu uuuu	นนนน นนนน
TBLPTRH (4)	0Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL (5)	0Dh	0000 0000	0000 0000	uuuu uuuu
TBLPTRH ⁽⁵⁾	0Eh	0000 0000	0000 0000	<u>uuuu</u> uuuu
BSR	0Fh	0000 0000	0000 0000	
Bank 0	I		I	
PORTA	10h	0-xx xxxx	0-uu uuuu	<u>uuuu</u> uuuu
DDRB	11h	1111 1111	1111 1111	
PORTB	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
RCSTA	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG	14h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXSTA	15h	00001x	00001u	uuuuuu
TXREG	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu
SPBRG	17h	XXXX XXXX	uuuu uuuu	นนนน นนนน
Bank 1				
DDRC	10h	1111 1111	1111 1111	uuuu uuuu
PORTC	11h	XXXX XXXX	uuuu uuuu	uuuu uuuu
DDRD	12h	1111 1111	1111 1111	uuuu uuuu
PORTD	13h	XXXX XXXX	uuuu uuuu	นนนน นนนน
DDRE	14h	111	111	uuu
PORTE	15h	xxx	uuu	uuu
PIR	16h	0000 0010	0000 0010	uuuu uuuu ⁽¹⁾
PIE	17h	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEF through interrupt
Bank 2		-		·
TMR1	10h	XXXX XXXX	սսսս սսսս	uuuu uuuu
TMR2	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3H	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR3/CA1L	16h	XXXX XXXX	นนนน นนนน	uuuu uuuu
PR3/CA1H	17h	XXXX XXXX	սսսս սսսս	սսսս սսսս
Bank 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx	uu	uu
PW1DCH	12h	XXXX XXXX	นนนน นนนน	uuuu uuuu
PW2DCH	13h	XXXX XXXX	นนนน นนนน	uuuu uuuu
CA2L	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2H	15h	XXXX XXXX	นนนน นนนน	uuuu uuuu
TCON1	16h	0000 0000	0000 0000	uuuu uuuu
TCON2	17h	0000 0000	0000 0000	uuuu uuuu
Unbanked				
PRODL (5)	18h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PRODH (5)	19h	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

5.0 INTERRUPTS

The PIC17C4X devices have 11 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART Transmit buffer empty
- USART Receive buffer full
- Capture1
- Capture2
- T0CKI edge occurred

There are four registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE
- PIR

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section. When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which have the same vector address). These sources are:

- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupt address), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

All of the individual interrupt flag bits will be set regardless of the status of their corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).




FIGURE 5-1: INTERRUPT LOGIC

© 1996 Microchip Technology Inc.

5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

Note: T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

bit $W = V$	eadable bit /ritable bit /alue at POR reset				
bit 7: PEIF : Peripheral Interrupt Flag bit This bit is the OR of all peripheral interrupt flag bits AND'ed with their corres 1 = A peripheral interrupt is pending	/alue at POR reset				
bit 7: PEIF : Peripheral Interrupt Flag bit This bit is the OR of all peripheral interrupt flag bits AND'ed with their corres 1 = A peripheral interrupt is pending					
	ponding enable bits.				
 bit 6: TOCKIF: External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program exercised 1 = The software specified edge occurred on the RA1/T0CKI pin 0 = The software specified edge did not occur on the RA1/T0CKI pin 	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h). 1 = The software specified edge occurred on the RA1/T0CKI pin				
bit 5: T0IF : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program exer 1 = TMR0 overflowed 0 = TMR0 did not overflow	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h). 1 = TMR0 overflowed				
 bit 4: INTF: External Interrupt on INT Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program exercise 1 = The software specified edge occurred on the RA0/INT pin 0 = The software specified edge did not occur on the RA0/INT pin 	This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h). 1 = The software specified edge occurred on the RA0/INT pin				
 bit 3: PEIE: Peripheral Interrupt Enable bit This bit enables all peripheral interrupts that have their corresponding enabl 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts 	This bit enables all peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts				
bit 2: TOCKIE : External Interrupt on TOCKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/TOCKI pin 0 = Disable interrupt on the RA1/TOCKI pin					
bit 1: T0IE : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt					
bit 0: INTE : External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin					

5.2 <u>Peripheral Interrupt Enable Register</u> (PIE)

This register contains the individual flag bits for the Peripheral interrupts.

FIGURE 5-3: PIE REGISTER (ADDRESS: 17h, BANK 1)

RBIE	0 R/W - 0 R/W TMR3IE TMR2IE TMR1IE CA2IE CA1IE TXIE R0	CIE R = Readable bit
bit7		bit0 W = Writable bit -n = Value at POR reset
bit 7:	RBIE : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change	
bit 6:	TMR3IE : Timer3 Interrupt Enable bit 1 = Enable Timer3 interrupt 0 = Disable Timer3 interrupt	
bit 5:	TMR2IE : Timer2 Interrupt Enable bit 1 = Enable Timer2 interrupt 0 = Disable Timer2 interrupt	
bit 4:	TMR1IE : Timer1 Interrupt Enable bit 1 = Enable Timer1 interrupt 0 = Disable Timer1 interrupt	
bit 3:	CA2IE : Capture2 Interrupt Enable bit 1 = Enable Capture interrupt on RB1/CAP2 pin 0 = Disable Capture interrupt on RB1/CAP2 pin	
bit 2:	CA1IE : Capture1 Interrupt Enable bit 1 = Enable Capture interrupt on RB2/CAP1 pin 0 = Disable Capture interrupt on RB2/CAP1 pin	
bit 1:	TXIE : USART Transmit Interrupt Enable bit 1 = Enable Transmit buffer empty interrupt 0 = Disable Transmit buffer empty interrupt	
bit 0:	RCIE : USART Receive Interrupt Enable bit 1 = Enable Receive buffer full interrupt 0 = Disable Receive buffer full interrupt	

5.3 <u>Peripheral Interrupt Request Register</u> (PIR)

This register contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

FIGURE 5-4: PIR REGISTER (ADDRESS: 16h, BANK 1)

	0 R/W-0 R/W-0 R/W-0 R/W-0 R-1 R-0		
RBIF			
bit7	bit0 W = Writable bit -n = Value at POR reset		
bit 7:	RBIF : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (Software must end the mismatch condition) 0 = None of the PORTB inputs have changed		
bit 6:	TMR3IF : Timer3 Interrupt Flag bit If Capture1 is enabled (CA1/PR3 = 1) 1 = Timer3 overflowed 0 = Timer3 did not overflow		
	If Capture1 is disabled (CA1/ $\overline{PR3}$ = 0) 1 = Timer3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = Timer3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value		
bit 5:	TMR2IF : Timer2 Interrupt Flag bit 1 = Timer2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = Timer2 value has not rolled over to 0000h from equalling the period register (PR2) value		
bit 4:	TMR1IF : Timer1 Interrupt Flag bit If Timer1 is in 8-bit mode (T16 = 0) 1 = Timer1 value has rolled over to 0000h from equalling the period register (PR) value 0 = Timer1 value has not rolled over to 0000h from equalling the period register (PR2) value		
	If Timer1 is in 16-bit mode (T16 = 1) 1 = TMR1:TMR2 value has rolled over to 0000h from equalling the period register (PR1:PR2) value 0 = TMR1:TMR2 value has not rolled over to 0000h from equalling the period register (PR1:PR2) value		
bit 3:	CA2IF : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin		
bit 2:	CA1IF : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin		
bit 1:	TXIF : USART Transmit Interrupt Flag bit 1 = Transmit buffer is empty 0 = Transmit buffer is full		
bit 0:	RCIF: USART Receive Interrupt Flag bit 1 = Receive buffer is full 0 = Receive buffer is empty		

5.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- **Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.
- **Note 2:** When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

Note 3: For the PIC17C42 only: If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- 1. An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
- 2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- 3. The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

1. Ensure that the GLINTD bit was set by the instruction, as shown in the follow-ing code:

LOOP	BSF	CPUSTA,	GLINTD	;	Disable Global
				;	Interrupt
	BTFSS	CPUSTA,	GLINTD	;	Global Interrupt
				;	Disabled?
	GOTO	LOOP		;	NO, try again
				;	YES, continue
				;	with program
				;	low

5.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.6 TMR0 Interrupt

An overflow (FFFFh \rightarrow 0000h) in TMR0 will set the T0IF (INTSTA<5>) bit. The interrupt can be enabled/ disabled by setting/clearing the T0IE control bit (INTSTA<1>). For operation of the Timer0 module, see Section 11.0.

5.7 TOCKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.8 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR register AND'ed with the corresponding enable bits in the PIE register. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.




FIGURE 5-5: INT PIN / TOCKI PIN INTERRUPT TIMING

5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

; ; The addresses that are used to store the CPUSTA and WREG values ; must be in the data memory address range of 18h - 1Fh. Up to ; 8 locations can be saved and restored using ; the MOVFP instruction. This instruction neither affects the status ; bits, nor corrupts the WREG register. ;				
; PUSH	MOVFP MOVFP MOVFP	,	; Save ALUSTA	
ISR	:		; This is the interrupt service routine	
POP	MOVFP MOVFP MOVFP RETFIE	TEMP_W, WREG TEMP_STATUS, ALUSTA TEMP_BSR, BSR		

NOTES:

6.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C4X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

6.1 Program Memory Organization

PIC17C4X devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 6-1).

6.1.1 PROGRAM MEMORY OPERATION

The PIC17C4X can operate in one of four possible program memory configurations. The configuration is selected by two configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 6-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 6-1: PROGRAM MEMORY MAP AND STACK

AND STACK				
	PC<15:0>]		
CALL,	RETURN 1 16	1		
RETFIE, RETLW				
	Stack Level 1	1		
	:	1		
	• Stack Level 16	-		
	Stack Level 10]		
T T	Reset Vector] 0000h		
	INT Pin Interrupt Vector	0008h		
	Timer0 Interrupt Vector	0010h		
	T0CKI Pin Interrupt Vector	0018h		
	Peripheral Interrupt Vector	0020h		
		0021h		
		7FFh (PIC17C42,		
<u>></u>		PIC17CR42,		
User Memory Space (1)		PIC17C42A)		
ace		FFFh		
Spe		(PIC17C43		
n ∣		PIC17CR43)		
		1FFFh (PIC17C44)		
		(FIC17C44)		
		l		
<u>+</u>	FOSC0	FDFFh		
> [FOSC0	FE00h FE01h		
Jor	WDTPS0	FE02h		
len	WDTPS1	FE03h		
≥ e	PM0	FE04h		
pac	Reserved	FE05h		
S IB	PM1	FE06h		
figu	Reserved	FE07h		
Configuration Memory Space	Reserved	FE08h		
		FE0Eh		
📕	PM2 ⁽²⁾	FE0Fh		
	Test EPROM	FE10h FF5Fh		
		FF60h		
	Boot ROM			
		FFFFh		
Note 1: U	ser memory space may be inter	nal, external, or		
both. The memory configuration depends on the				
processor mode.				
2: This location is reserved on the PIC17C42.				
1				


TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

:	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD	X	
<15:0>	Address out Data in	Address out Data out
ALE		
OE	'4'	· · · ·
WR	'1'	<u> </u>
	Read cycle	Write cycle
		, white cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.

TABLE 6-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

PIC17C4X	Instruction	EPROM Suffix				
Oscillator Frequency	Cycle Time (Tcy)	PIC17C42	PIC17C43 PIC17C44			
8 MHz	500 ns	-25	-25			
16 MHz	250 ns	-12	-15			
20 MHz	200 ns	-90	-10			
25 MHz	160 ns	N.A.	-70			
33 MHz	121 ns	N.A.	(1)			

Note 1: The access times for this requires the use of fast SRAMS.

Note: The external memory interface is not supported for the LC devices.




FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM

© 1996 Microchip Technology Inc.

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
1				
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	Bank 0 PORTA	Bank 1 ⁽¹⁾ DDRC	Bank 2 ⁽¹⁾ TMR1	Bank 3 ⁽¹⁾ PW1DCL
10h 11h				
	PORTA	DDRC	TMR1	PW1DCL
11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1

FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh				
20h	General	General		
	Purpose	Purpose		
	RAM ⁽²⁾	RAM (2)		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
 - 2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

TABLE 6-3:	SPECIAL FUNCTION REGISTERS
------------	----------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)
Unbanke	ed	•			•		•				
00h	INDF0	Uses con	tents of FSI	R0 to addres	ss data mem	ory (not a p	hysical regis	ster)			
01h	FSR0	Indirect da	ata memory	address po	ointer 0					XXXX XXXX	uuuu uuuu
02h	PCL	Low order	r 8-bits of P	С						0000 0000	0000 0000
03h ⁽¹⁾	PCLATH	Holding re	egister for u	pper 8-bits o	of PC					0000 0000	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0	_	0000 000-	0000 000-
06h (2)	CPUSTA	_	—	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses con	tents of FSI	R1 to addres	s data mem	ory (not a p	hysical regis	ster)			
09h	FSR1	Indirect da	ata memory	address po	ointer 1			,		xxxx xxxx	uuuu uuuu
0Ah	WREG	Working r	egister							xxxx xxxx	uuuu uuuu
0Bh	TMR0L	TMR0 reg	ister; low b	yte						xxxx xxxx	uuuu uuuu
0Ch	TMR0H	TMR0 reg	jister; high l	oyte						xxxx xxxx	uuuu uuuu
0Dh	TBLPTRL	Low byte	Low byte of program memory table pointer (4)								(4)
0Eh	TBLPTRH	High byte	High byte of program memory table pointer (4)								(4)
0Fh	BSR	Bank sele	ect register							0000 0000	0000 0000
Bank 0		1									
10h	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data dire	ction registe	r for PORTE	3					1111 1111	1111 1111
12h	PORTB	PORTB d	ata latch							xxxx xxxx	uuuu uuuu
13h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG	Serial por	t receive re	gister						xxxx xxxx	uuuu uuuu
15h	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
16h	TXREG	Serial por	t transmit re	egister	1					xxxx xxxx	uuuu uuuu
17h	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
Bank 1											
10h	DDRC	Data dire	ction registe	er for PORT	c					1111 1111	1111 1111
11h	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
12h	DDRD	Data dire	ction registe	er for PORT)					1111 1111	1111 1111
13h	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
14h	DDRE	Data dire	ction registe	er for PORTE	=					111	111
	PORTE	_	_	_	_	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
15h											
15h 16h	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Legend: Note 1:

from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. 2:

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4:

The following values are for both TBLPTRL and TBLPTRH: All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu)

5: The PRODL and PRODH registers are not implemented on the PIC17C42.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)	
Bank 2	Jank 2											
10h	TMR1	R1 Timer1 xxx										
11h	TMR2	Timer2								xxxx xxxx	uuuu uuuu	
12h	TMR3L	TMR3 reg	ister; low b	yte						xxxx xxxx	uuuu uuuu	
13h	TMR3H	TMR3 reg	ister; high l	oyte						xxxx xxxx	uuuu uuuu	
14h	PR1	Timer1 pe	eriod registe	er						xxxx xxxx	uuuu uuuu	
15h	PR2	Timer2 pe	eriod registe	er						xxxx xxxx	uuuu uuuu	
16h	PR3L/CA1L	Timer3 pe	eriod registe	er, low byte/c	apture1 regi	ster; low by	te			xxxx xxxx	uuuu uuuu	
17h	PR3H/CA1H	Timer3 pe	eriod registe	er, high byte/	capture1 reg	jister; high b	oyte			xxxx xxxx	uuuu uuuu	
Bank 3												
10h	PW1DCL	DC1	DC0	—	—	—	—	_	—	xx	uu	
11h	PW2DCL	DC1	DC0	TM2PW2	_	—	—	_	_	xx0	uu0	
12h	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
13h	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
14h	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu	
15h	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu	
16h	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000	
17h	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000	
Unbanke	ed											
18h ⁽⁵⁾	PRODL	Low Byte	of 16-bit Pr	oduct (8 x 8	Hardware M	lultiply)				XXXX XXXX	uuuu uuuu	
19h ⁽⁵⁾	PRODH	High Byte	of 16-bit P	roduct (8 x 8	B Hardware N	/ultiply)				XXXX XXXX	uuuu uuuu	
Legend:												

TABLE 6-3: SPECIAL FUNCTION REGISTERS (Cont.'d)

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset. The following values are for both TBLPTRL and TBLPTRH:

2:

3: 4:

All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu) The PRODL and PRODH registers are not implemented on the PIC17C42.

5:

6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note	1: The C and DC bits operate as a borrow out bit in subtraction. See the SUBLW and SUBWF instructions for examples.
Note	2: The overflow bit will be set if the 2's com- plement result exceeds +127 or is less than -128.

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.


FS3	FS2	FS1	FS0	OV	Z	DC	С	R = Readable bit			
bit7	1	1				I	bit0	W = Writable bit -n = Value at POR reset (x = unknown)			
bit 7-6:	01 = Post	FSR1 Mo t auto-dect t auto-incre t value de	rement FS ement FSI	R1 value R1 value							
bit 5-4:	FS1:FS0 : FSR0 Mode Select bits 00 = Post auto-decrement FSR0 value 01 = Post auto-increment FSR0 value 1x = FSR0 value does not change										
bit 3:	 OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state. 1 = Overflow occurred for signed arithmetic, (in this arithmetic operation) 0 = No overflow occurred 										
bit 2:	Z : Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The results of an arithmetic or logic operation is not zero										
bit 1:	For ADDW 1 = A carr $0 = No ca$	•	LW instruc the 4th lo m the 4th	w order bi low order	t of the res bit of the re I.		d				
bit 0:	1 = A carr Note that (RRCF, RL	F and ADD y-out from a subtrac CF) instru- rry-out fro	the most tion is exe ctions, this m the mos	significant cuted by a bit is load t significa	ded with eit nt bit of the	two's com her the hig	plement of	the second operand. For rotate der bit of the source register.			

FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)



6.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RB0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source. (Figure 11-1).

FIGURE 6-9: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	
INTEDG bit7	TOSE	TOCS	PS3	PS2	PS1	PS0	bit0	R = Readable bit W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
bit 7:	INTEDG: R This bit sele 1 = Rising e 0 = Falling e	ects the ed edge of RA	ge upon w 0/INT pin g	hich the in generates i	terrupt is d nterrupt	etected.		
bit 6:		ects the ed S = 0 edge of RA edge of RA	ge upon w 1/T0CKI pi	hich TMRC	nts TMR0 a	and/or gene		CKIF interrupt CKIF interrupt
bit 5:	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (TcY) 0 = T0CKI pin							
bit 4-1:	PS3:PS0: 7 These bits				ner0.			
	PS3:PS0	Pre	scale Valu	е				
	0000 001 0010 010 0100 0101 0110 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256					
bit 0:	Unimplem	ented : Rea	id as '0'					

6.3 <u>Stack Operation</u>

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.


After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 6-10: INDIRECT ADDRESSING



6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

EXAMPLE 6-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	; FSR0 = 20	h
	BCF	ALUSTA, FS1	; Increment	FSR
	BSF	ALUSTA, FSO	; after acc	ess
	BCF	ALUSTA, C	; C = 0	
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0	; Addr(FSR)	= 0
	CPFSEQ	FSR0	; FSRO = EN	ID_RAM+1?
	GOTO	LP	; NO, clear	next
	:		; YES, All	RAM is
	:		; cleared	

6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 6-11 and Figure 6-12 show the operation of the program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER OPERATION





FIGURE 6-12: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 6-11, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) <u>Write instructions on PCL</u>: Any instruction that writes to PCL. 8-bit data \rightarrow data bus \rightarrow PCL PCLATH \rightarrow PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
 - $\mathsf{PCLATH} \to \mathsf{PCH}$
- e) <u>RETURN instruction:</u> PCH \rightarrow PCLATH Stack<MRU> \rightarrow PC<15:0>

Using Figure 6-12, the operation of the PC and PCLATH for GOTO and CALL instructions is a follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC <12:0>

 $PC<15:13> \rightarrow PCLATH<7:5>$

Opcode<12:8> \rightarrow PCLATH <4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g.BSF PCL).

6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.




FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.







FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.





FIGURE 7-4: TABLRD INSTRUCTION OPERATION



7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
 - **Note:** Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.

7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0, T0CKI	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
•	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is set).

TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

7.2 <u>Table Writes to External Memory</u>

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

Note:	If an interrupt is pending or occurs during the TABLWT, the two cycle table write
	completes. The RA0/INT, TMR0, or T0CKI
	interrupt flag is automatically cleared or
	the pending peripheral interrupt is
	acknowledged.

7.2.2 TABLE WRITE CODE

The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.

EXAMPLE 7-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATCH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATCH
		;	and write to
		;	program memory
		;	(Ext. SRAM)





FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)



7.3 <u>Table Reads</u>

FIGURE 7-7:

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

+ 1. The first read loads the data into TABLRD 0,1,INDF0 ; Read LO byte ; of TABLATCH and ; of TABLATCH and ; Update TABLATCH auto-increment or auto-decrement.

MOVLW

MOVWF

MOVLW

MOVWF

TLRD

TABLRD

EXAMPLE 7-2: TABLE READ

LOW (TBL_ADDR)

TBLPTRH

TBLPTRL

0,0,DUMMY

1, INDF0

HIGH (TBL_ADDR) ; Load the Table

;

;

;

;

address

; Dummy read,


; Read HI byte

; Updates TABLATCH

of TABLATCH

Q4 | AD15:AD0 Data in PC PC-TBL PC4 Instruction TABLRD INST (PC+1) INST (PC+2) fetched Instruction INST (PC-1) TABLRD cycle1 TABLRD cycle2 INST (PC+1) executed Data read cycle ALE ŌĒ $\overline{\mathsf{WR}}$

FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



DS30412C-page 48

8.0 HARDWARE MULTIPLIER

All PIC17C4X devices except the PIC17C42, have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between the PIC17C42 and all other PIC17CXX devices, which have the single cycle hardware multiply.

Example 8-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8×8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 MULTIPLY ROUTINE

MOVFP	ARG1,	WREG					
MULWF	ARG2		;	ARG1	*	ARG2	->
			;	PRO	DD	H:PROI	ЪГ

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

Routine	Device	Program Memory		Time		
Routine	Device	(Words)	Cycles (Max)	@ 25 MHz	@ 33 MHz	
8 x 8 unsigned	PIC17C42	13	69	11.04 μs	N/A	
	All other PIC17CXX devices	1	1	160 ns	121 ns	
8 x 8 signed	PIC17C42	_		_	N/A	
	All other PIC17CXX devices	6	6	960 ns	727 ns	
16 x 16 unsigned	PIC17C42	21	242	38.72 μs	N/A	
	All other PIC17CXX devices	24	24	3.84 μs	2.91 μs	
16 x 16 signed	PIC17C42	52	254	40.64 μs	N/A	
	All other PIC17CXX devices	36	36	5.76 μs	4.36 µs	

TABLE 8-1: PERFORMANCE COMPARISON

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=

- ARG1H:ARG1L * ARG2H:ARG2L RES3:RES0 =
 - (ARG1H * ARG2H * 2¹⁶) +

(ARG1H * ARG2L * 2⁸) +

(ARG1L * ARG2H * 2⁸) (ARG1L * ARG2L)

+

EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

			; ARG1L * ARG2L - ; PRODH:PRODL	>
;		PRODH, RES1 PRODL, RES0	;	
,			; ARG1H * ARG2H - ; PRODH:PRODL	>
;		PRODH, RES3 PRODL, RES2		
-	MOVFP MULWF		; ARG1L * ARG2H - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC		; Add cross ; products ;	
;	ADDWFC	RES3, F ARG1H, WREG	;	
	MULWF	ARG2L	; ARG1H * ARG2L - ; PRODH:PRODL	>
	ADDWF MOVFP ADDWFC CLRF		; Add cross ; products ; ;	

Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2:	16 x 16 SIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0

- = ARG1H:ARG1L * ARG2H:ARG2L
- - (-1 * ARG1H<7> * ARG2H:ARG2L * 2¹⁶)

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY

		ROUTI	N	E
	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
				PRODH:PRODL
	MOVPF	PRODH, RES1		
		PRODL, RESO		
;		- ,		
	MOVFP	ARG1H, WREG		
				ARG1H * ARG2H ->
	110201	into bii	;	
	MOVPF	PRODH, RES3		TRODUCTRODE
		PRODL, RES2		
;	110 11 1	TRODE, REDZ	'	
'	MOVFP	ARG1L, WREG		
				ARG1L * ARG2H ->
	HOLMI	1110211	;	
	MOVFP	PRODL, WREG		TRODITITRODE
				Add cross
			;	products
		WREG, F	;	
	ADDWFC	RES3, F	;	
;	NOTED			
		ARG1H, WREG	'	
	MULWF	ARG2L		ARG1H * ARG2L ->
			,	PRODH:PRODL
	MOMED			
		PRODL, WREG		Add man
	ADDWF	RES1, F		
		PRODH, WREG		products
			;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
		ARG2H, 7	'	ARG2H:ARG2L neg?
				no, check ARG1
	MOVFP	ARG1L, WREG		
		RES2	;	
	MOVFP	ARG1H, WREG	;	
	SUBWFB	RES3		
;				
SIC	GN_ARG1			
				ARG1H:ARG1L neg?
	GOTO	CONT_CODE		no, done
		ARG2L, WREG		
	SUBWF	RES2	;	
	MOVFP	ARG2H, WREG	;	
	SUBWFB	RES3		
;				
COI	NT_CODE			
	:			

NOTES:

9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture module
- PWM module
- USART/SCI module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note: A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.

The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the USART functions. The control of RA4 and RA5 as outputs is automatically configured by the USART module.

9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not rec- ommended. Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa). It is recommended to use a shadow regis- ter for PORTA. Do the bit operations on this shadow register and then move it to PORTA.

FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM






FIGURE 9-2: RA2 AND RA3 BLOCK DIAGRAM





 \overline{OE} = SPEN,SYNC,TXEN, \overline{CREN} , \overline{SREN} for RA4 \overline{OE} = SPEN (\overline{SYNC} +SYNC, \overline{CSRC}) for RA5

Note: I/O pins have protection diodes to VDD and VSS.

TABLE 9-1:	PO	RTA FUNCTI	ONS

.

_ _ _ _

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter, and/or an external interrupt input.
RA2	bit2	ST	Input/Output. Output is open drain type.
RA3	bit3	ST	Input/Output. Output is open drain type.
RA4/RX/DT	bit4	ST	Input or USART Asynchronous Receive or USART Synchronous Data.
RA5/TX/CK	bit5	ST	Input or USART Asynchronous Transmit or USART Synchronous Clock.
RBPU	bit7		Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input.

TABLE 9-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0	_	0000 000-	0000 000-
13h, Bank 0	RCSTA	SPEN	RC9	SREN	CREN	—	FERR	OERR	RC9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	0000lu

Legend: x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA. Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and the Watchdog Timer Reset.

9.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to it will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the $\overline{\text{RBPU}}$ (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.

PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB0 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB0) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB7:RB0 are OR'ed together to generate the PORTB Interrupt Flag RBIF (PIR<7>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt by:

- a) Read-Write PORTB (such as; MOVPF PORTB, PORTB). This will end mismatch condition.
- b) Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a key pad and make it possible for wake-up on key-depression. For an example, refer to AN552 in the *Embedded Control Handbook*.

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operation.





FIGURE 9-4: BLOCK DIAGRAM OF RB<7:4> AND RB<1:0> PORT PINS

FIGURE 9-5: BLOCK DIAGRAM OF RB3 AND RB2 PORT PINS



Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

EXAMPLE 9-1: INITIALIZING PORTB

MOVLB	0	;	; Select Bank 0								
CLRF	PORTB	;	Initialize PORTB by clearing								
		;	output data latches								
MOVLW	0xCF	;	Value used to initialize								
		;	data direction								
MOVWF	DDRB	;	Set RB<3:0> as inputs								
		;	RB<5:4> as outputs								
		;	RB<7:6> as inputs								

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull- up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull- up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software pro- grammable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

TABLE 9-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger input.

TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB d	ata latch		xxxx xxxx	uuuu uuuu					
11h, Bank 0	DDRB	Data dired	ction registe	er for PORTE	5					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition.

Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-2: INITIALIZING PORTC

1	;	Select Bank 1
PORTC	;	Initialize PORTC data
	;	latches before setting
	;	the data direction
	;	register
0xCF	;	Value used to initialize
	;	data direction
DDRC	;	Set RC<3:0> as inputs
	;	RC<5:4> as outputs
	;	RC<7:6> as inputs
	PORTC 0xCF	PORTC ; ; ; ; ; 0xCF ; DDRC ; ;

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS




TABLE 9-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function						
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.						
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.						
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.						
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.						
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.						
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.						
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.						
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.						

Legend: TTL = TTL input.

TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data direction register for PORTC								1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-3 shows the instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-3: INITIALIZING PORTD

MOVLB	1	;	Select Bank 1
CLRF	PORTD	;	Initialize PORTD data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs






TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function						
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.						
RD1/AD9	AD9 bit1 TTL		Input/Output or system bus address/data pin.						
RD2/AD10	2/AD10 bit2 TTL		Input/Output or system bus address/data pin.						
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.						
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.						
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.						
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.						
RD7/AD15	D7/AD15 bit7 TTL		Input/Output or system bus address/data pin.						

Legend: TTL = TTL input.

TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	XXXX XXXX	uuuu uuuu
12h, Bank 1	DDRD	Data direc	ction registe	er for PORTI	5	1111 1111	1111 1111				

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 9-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.

Legend: TTL = TTL input.

TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	_	—	—	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h, Bank 1	DDRE	Data dired	Data direction register for PORTE						111	111	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.5 I/O Programming Considerations

9.5.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF, BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 9-5 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 9-5: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT

; Initial PORT settings: PORTB<7:4> Inputs PORTB<3:0> Outputs ; ; PORTB<7:6> have pull-ups and are ; not connected to other circuitry ; PORT latch PORT pins ; ; _____ _____ ; PORTB, 7 BCF 01pp pppp 11pp pppp BCF PORTB, 6 10pp pppp 11pp pppp ; BCF DDRB, 7 10pp pppp 11pp pppp BCF DDRB, 6 10pp pppp 10pp pppp ; ; Note that the user may have expected the ; pin values to be 00pp pppp. The 2nd BCF ; caused RB7 to be latched as the pin value ; (High).

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

9.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 9-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 9-9: SUCCESSIVE I/O OPERATION

Instruction fetched	Q1 Q2 Q3 Q4 PC MOVWF PORTB write to PORTB	PC + 1	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 <u>PC+2</u> <u>PC+3</u> NOP NOP	Note: This example shows a write to PORTB followed by a read from PORTB. Note that: data setup time = (0.25 Tcy - TPD) where Tcy = instruction cycle. TPD = propagation delay
RB7:RB0		I	X	Therefore, at higher clock frequencies, a write followed by a
			Port pin sampled here	read may be problematic.
Instruction executed		MOVWF PORTB write to PORTB	MOVF PORTB,W NOP	
		1	1 I 1 I	·

10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

 NOTES:

11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0		
INTEDG bit7	TOSE	TOCS	PS3	PS2	PS1	PS0	bit0	R = Readable bit W = Writable bit U = Unimplemented, Read as '0' -n = Value at POR reset	
bit 7:	INTEDG: R This bit sele 1 = Rising e 0 = Falling e	ects the ed edge of RA	ge upon w 0/INT pin g	hich the in generates i	terrupt is d nterrupt	etected		-n = value al POR lesel	
bit 6:		ects the ed S = 0 edge of RA edge of RA	ge upon w 1/T0CKI p	hich TMR(nts TMR0 a	and/or gene		CKIF interrupt CKIF interrupt	
bit 5:	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (TcY) 0 = T0CKI pin								
bit 4-1:	PS3:PS0 : T These bits				R0.				
	PS3:PS0	Pre	scale Valu	е					
	0000 0001 0010 0011 0100 0101 0110 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256						
bit 0:	Unimplem	ented : Rea	id as '0'						

FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

© 1996 Microchip Technology Inc.

11.1 <u>Timer0 Operation</u>

When the TOCS (TOSTA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the TOSE (TOSTA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within \pm 4Tosc (\pm 121 ns @ 33 MHz).




FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM

11.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

11.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 11-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

EXAMPLE 11-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR0L		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return

11.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H next in two consecutive instructions, as shown in Example 11-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

EXAMPLE 11-2: 16-BIT WRITE

BSF CPUSTA, GLINTD ; Disable interrupt MOVFP RAM_L, TMROL ; MOVFP RAM_H, TMROH ; BCF CPUSTA, GLINTD ; Done, enable interrupt

11.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown," and assigning a value that is less then the present value makes it difficult to take this unknown time into account.





FIGURE 11-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0		0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked	TMR0L	TMR0 reg	TMR0 register; low byte xxxx xxxx uuuu uuuu								
0Ch, Unbanked	TMR0H	TMR0 reg	MR0 register; high byte xxxx xxxx uuuu uuuu								

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', g - value depends on condition, Shaded cells are not used by Timer0. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

bit7	I CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS bit0	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0 : Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	CA1ED1:CA1ED0 : Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 3:	T16 : Timer1:Timer2 Mode Select bit 1 = Timer1 and Timer2 form a 16-bit timer 0 = Timer1 and Timer2 are two 8-bit timers	
bit 2:	TMR3CS : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	TMR1CS : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R - 0	R - 0 R/W - 0
	F CA10VF PWM20N PWM10N CA1/PR3 TMR30N TMR20N TMR10N R = Readable bit
bit7	bit0 W = Writable bit
	-n = Value at POR reset
bit 7:	CA2OVF : Capture 2 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes).
	1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register
bit 6:	CA10VF: Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occurred. The capture register retains the old- est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	PWM2ON : PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	PWM1ON : PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	CA1/PR3 : CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3
bit 1:	TMR2ON : Timer2 On bit This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit Timer2:Timer1 0 = Stops 16-bit Timer2:Timer1
	When T16 is clear (in 8-bit Timer Mode)
	1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1

12.1 <u>Timer1 and Timer2</u>

12.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled by setting this bit and disabled by clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be enabled (PEIE is set) and global interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software control. When the Timerx On control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

12.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 OR TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.




FIGURE 12-3: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

12.1.2 TIMER1 & TIMER2 IN 16-BIT MODE

To select 16-bit mode, the T16 bit must be set. In this mode TMR1 and TMR2 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care." When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 12-1).

12.1.2.1 EXTERNAL CLOCK INPUT FOR TMR1:TMR2

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

TMR2ON	TMR10N	Result
1	1	16-bit timer (TMR2:TMR1) ON
0	1	Only TMR1 increments
x	0	16-bit timer OFF

FIGURE 12-4: TMR1 AND TMR2 IN 16-BIT TIMER/COUNTER MODE




TABLE 12-2: SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	Timer2 register								uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	-	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2		—	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition,

shaded cells are not used by Timer1 or Timer2.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2


Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM






FIGURE 12-6: PWM OUTPUT

12.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 output can be software configured to use either Timer1 or Timer2 as the time-base. When TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1. When TM2PW2 is set, the time-base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running both PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 can not be used as a 16-bit timer if either PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =[(PR1) + 1] x 4Tosc

period of PWM2 =[(PR1) + 1] x 4Tosc or [(PR2) + 1] x 4Tosc

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 12-3 shows the maximum PWM frequency (FPWM) given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

The PWMx duty cycle is as follows:

PWMx Duty Cycle = $(DCx) \times TOSC$

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH and						
	PW2DCL registers, a write operation						
	writes to the "master latches" while a read						
	operation reads the "slave latches". As a						
	result, the user may not read back what						
	was just written to the duty cycle registers.						

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 12-3:	PWM FREQUENCY vs.
	RESOLUTION AT 25 MHz

PWM	Frequency (kHz)								
Frequency	24.4	48.8	65.104	97.66	390.6				
PRx Value	0xFF	0x7F	0x5F	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

12.1.3.2 PWM INTERRUPTS

The PWM module makes use of TMR1 or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

12.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as TCY (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be \pm TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLKx input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

12.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- · One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- · a rising edge
- a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 register									uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	ister							XXXX XXXX	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	_	11 11	11 qq
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—			_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	—			_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu

TABLE 12-4: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions, shaded cells are not used by PWM.

12.2.1 ONE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 12-7. The timer increments until it equals the period register and then resets to 0000h. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

This mode is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h.

Capture2 is active in this mode. The CA2ED1 and CA2ED0 bits determine the event on which capture will occur. The possible events are:

- · Capture on every falling edge
- Capture on every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CA2IF bit. This interrupt can be enabled by setting the corresponding mask bit CA2IE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CA2IF interrupt flag bit must be cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset. Capture pin RB1/CAP2 is a multiplexed pin. When used as a port pin, Capture2 is not disabled. However, the user can simply disable the Capture2 interrupt by clearing CA2IE. If RB1/CAP2 is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt.

The input on capture pin RB1/CAP2 is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).


The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the Timer3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 12-1.

EXAMPLE 12-1: SEQUENCE TO READ CAPTURE REGISTERS

MOVLB 3	;Select Bank 3
MOVPF CA2L,LO_BYTE	;Read Capture2 low
	;byte, store in LO_BYTE
MOVPF CA2H, HI_BYTE	;Read Capture2 high
	;byte, store in HI_BYTE
MOVPF TCON2,STAT_VAL	;Read TCON2 into file
	;STAT_VAL

FIGURE 12-7: TIMER3 WITH ONE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



12.2.2 DUAL CAPTURE REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the TMR3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).






TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	TMR3 reg	TMR3 register; low byte								uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	TMR3 register; high byte								uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	—	11 11	11 qq
16h, Bank 2	PR3L/CA1L	Timer3 period register, low byte/capture1 register, low byte								xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 period register, high byte/capture1 register, high byte								xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2 low byte								xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by Capture.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 12-2 may be used. For reading the 16-bit TMR3, Example 12-3 may be used. Interrupts must be disabled during this routine.

EXAMPLE 12-2: WRITING TO TMR3

BSF CPUSTA, GLINTD ;Disable interrupt MOVFP RAM_L, TMR3L ; MOVFP RAM_H, TMR3H ; BCF CPUSTA, GLINTD ;Done,enable interrupt

EXAMPLE 12-3: READING FROM TMR3

MOVPF TMR3L, TMPLO ;read low t MOVPF TMR3H, TMPHI ;read high MOVFP TMPLO, WREG ;tmplo -> w	tmr0
CPFSLT TMR3L, WREG ;tmr0l < wr	eg?
RETURN ;no then re	eturn
MOVPF TMR3L, TMPLO ;read low t	.mr0
MOVPF TMR3H, TMPHI ;read high	tmr0
RETURN ;return	




FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE




FIGURE 12-10: TMR1, TMR2, AND TMR3 OPERATION IN TIMER MODE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	gister							xxxx xxxx	uuuu uuuu
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	TMR3 register; high byte								uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod/capture	e1 register; l	ow byte					xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod/capture	e1 register; l	high byte					xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2		—	_	—	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2 low byte								xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by TMR1, TMR2 or TMR3.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

NOTES:

13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RA4 and RA5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

D 4 4 4						D (D 4 4 4	
R/W - 0 CSRC	R/W - 0 TX9	R/W - 0 TXEN	R/W - 0 SYNC	<u>U-0</u>	<u>U-0</u>	<u>R - 1</u> TRMT	R/W - x TX9D	R = Readable bit
bit7	17.9	TALM	51110				bit0	W = Writable bit-n = Value at POR reset(x = unknown)
bit 7:	CSRC : C Synchron 1 = Maste 0 = Slave Asynchron Don't care	ous mode r Mode (C mode (Clo nous mode	lock gene	rated inter	mally from I urce)	BRG)		
bit 6:	TX9 : 9-bit 1 = Select 0 = Select	s 9-bit tra	nsmission					
bit 5:	TXEN : Tra 1 = Transr 0 = Transr SREN/CR	nit enable nit disable	d ed	in SYNC	mode			
bit 4:	SYNC: US (Synchror 1 = Synch 0 = Async	nous/Asyn Ironous m	chronous) ode					
bit 3-2:	Unimpler	nented: R	ead as '0'					
bit 1:	TRMT : Tra 1 = TSR e 0 = TSR fr	empty	ft Registe	r (TSR) Er	npty bit			
bit 0:	TX9D : 9th	bit of trar	emit data	(can be u	and to only	مطلا امملمان	nority in on	ft


FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)

© 1996 Microchip Technology Inc.


FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

SPEN	N.W0 R/W - 0 R/W - 0 U - 0 R - 0 R - 0 R - x RX9 SREN CREN — FERR OERR RX9D R = Readable bit
bit7	bit 0 W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	SPEN : Serial Port Enable bit 1 = Configures RA5/RX/DT and RA4/TX/CK pins as serial port pins 0 = Serial port disabled
bit 6:	RX9 : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5:	SREN: Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared. Synchronous mode: 1 = Enable reception 0 = Disable reception Note: This bit is ignored in synchronous slave reception. Asynchronous mode: Don't care
bit 4:	CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data. <u>Asynchronous mode:</u> 1 = Enable reception 0 = Disables reception <u>Synchronous mode:</u> 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception
bit 3:	Unimplemented: Read as '0'
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error
bit 1:	OERR: Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error
bit 0:	RX9D : 9th bit of receive data (can be the software calculated parity bit)

FIGURE 13-3: USART TRANSMIT







13.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 13-1 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 13-1: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 13-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 13-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

 $9600 = \frac{16000000}{(64 (X + 1))}$

X = 25.042 = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

- Error = <u>(Calculated Baud Rate Desired Baud Rate)</u> Desired Baud Rate
 - = (9615 9600) / 9600
 - = 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 13-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator. $Note 1: Other (non power-up) resets include: external reset through <math>\overline{MCLR}$ and Watchdog Timer Reset.

PIC17C4X

BAUD RATE	Fosc = 3	3 MHz	SPBRG value	Fosc = 2	5 MHz	SPBRG value	Fosc = 2	0 MHz	SPBRG value	Fosc = 1	6 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)									
0.3	NA	_	_	NA	_	_	NA	_	_	NA		_
1.2	NA	_	_									
2.4	NA	_	_	NA	_	_	NA	_	_	NA	—	_
9.6	NA	—	—									
19.2	NA	_	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	_	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	Fosc = 10 M	Hz	SPBRG	Fosc = 7.159	MHz	SPBRG	Fosc = 5.068	MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	—	255	6.991	—	255	4.950	—	255
	F000 2 570	Fosc = 3.579 MHz SP		Fosc = 1 MH	-		Fosc = 32.76	9 VU7	
BAUD	FOSC = 3.579	MHZ	SPBRG		Z	SPBRG	030 = 32.70		SPBRG
BAUD RATE (K)	KBAUD	MHZ %ERROR	SPBRG value (decimal)	KBAUD	2 %ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
RATE			value			value			value
RATE (K)	KBAUD		value	KBAUD		value	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD		value	KBAUD NA	%ERROR	value (decimal)	KBAUD 0.303	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2	KBAUD NA NA		value	KBAUD NA 1.202	%ERROR 	value (decimal) — 207	KBAUD 0.303 1.170	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4	KBAUD NA NA NA	%ERROR 	value (decimal) — — —	KBAUD NA 1.202 2.404	%ERROR +0.16 +0.16	value (decimal) 207 103	KBAUD 0.303 1.170 NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6	KBAUD NA NA NA 9.622	%ERROR — — — +0.23	value (decimal) — — — 92	KBAUD NA 1.202 2.404 9.615	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA 9.622 19.04	%ERROR — — +0.23 -0.83	value (decimal) — — 92 46	KBAUD NA 1.202 2.404 9.615 19.24	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA 9.622 19.04 74.57	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA 9.622 19.04 74.57 99.43	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA NA	%ERROR +1.14	value (decimal) 26

BAUD	Fosc = 3	3 MHz	SPBRG	Fosc = 2	Fosc = 25 MHz		SPBRG FOSC = 20 MHz			FOSC = 16 MHz		SPBRG value
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	—	NA	_		NA	_	_	NA	_	-
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	_
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	-
500	515.62	+3.13	0	NA	_	_	NA	_	_	NA	_	-
HIGH	515.62	_	0	_	_	0	312.5	_	0	250	_	0
LOW	2.014	—	255	1.53	—	255	1.221	—	255	0.977	_	255

TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE	Fosc = 10 MH	Iz	SPBRG value	Fosc = 7.159) MHz	SPBRG value	FOSC = 5.068	8 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	—	79.2	+3.13	0
96	NA	—	—	NA	—	—	NA	—	—
300	NA	_	—	NA	_	—	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	—	255	0.437	—	255	0.309	_	2 55
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	z	SPBRG	SPBRG		
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.190	-0.83	46	1.202	+0.16	12	NA	—	—
2.4	2.432	+1.32	22	2.232	-6.99	6	NA	—	—
9.6	9.322	-2.90	5	NA	_	_	NA	_	_
19.2	18.64	-2.90	2	NA	—	—	NA	—	—
76.8	NA	—	—	NA	—	—	NA	—	—
96	NA	_	_	NA	_	_	NA	_	_
300	NA	—	—	NA	—	—	NA	—	—
500	NA	—	—	NA	—	—	NA	—	—
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
l mon									

13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission enabled setting is by the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.




FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION

FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	x00- 0000	0000 -00u
16h, Bank 0	TXREG	Serial port	transmit re	egister						xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 13-4. The data comes in the RA4/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.

FIGURE 13-7: RX PIN SAMPLING SCHEME

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

13.2.3 SAMPLING

The data on the RA4/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RA4/RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 11-3).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.

RX		Start bit	Bit0
(RA4/RX/DT pin) baud CLK	-	Baud CLK for all but start bit	
Jaud CLK	1		
x16 CLK		2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1	2 3
		Samples	

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.




FIGURE 13-8: ASYNCHRONOUS RECEPTION

TABLE 13-6 :	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

13.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit (PIE<1>). TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- 4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. Start transmission by loading data to the TXREG register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

TABLE 13-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—		TRMT	TX9D	00001x	00001u
17h, Bank 0	17h, Bank 0 SPBRG Baud rate generator register									xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

FIGURE 13-9: SYNCHRONOUS TRANSMISSION





FIGURE 13-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.




FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC		—	TRMT	TX9D	00001x	00001u
17h, Bank 0	17h, Bank 0 SPBRG Baud rate generator register									xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT


The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.



13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	-	_	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

TABLE 13-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	-	TRMT	TX9D	00001x	00001u
17h, Bank0	k0 SPBRG Baud rate generator register									xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.

<u>R/P - 1</u> PM2 ⁽¹⁾	U - x	U - x	<u>U-x</u>	U - x	U - x	<u>U-x</u>	U - x			
bit15-7			_				bit0			
U - x	R/P - 1	U - x	<u>R/P - 1</u>	R/P - 1	R/P - 1	R/P - 1	R/P - 1	D. Doodobla bit		
 bit15-7	PM1 PM0 WDTPS1 WDTPS0 FOSC1 FOSC0 R = Readable bit bit0 bit0 bit0 bit0 u = Unimplemented - n = Value for Erased Device (x = unknown)									
bit 15-9:	Unimpler	nented: R	ead as a	'1'						
 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode 										
bit 7, 5:	Unimpler	nented: R	ead as a	'0'						
bit 3-2:	 3-2: WDTPS1:WDTPS0, WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer 									
bit 1-0:	it 1-0: FOSC1:FOSC0 , Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator									

FIGURE 14-1: CONFIGURATION WORD

^{© 1996} Microchip Technology Inc.

14.1 Configuration Bits

The PIC17CXX has up to seven configuration locations (Table 14-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 14-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thorough FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 14-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
PM2 ⁽¹⁾	FE0Fh ⁽¹⁾

Note 1: This location does not exist on the PIC17C42.

Note:	When programming the desired configura-							
	tion locations, they must be programmed in							
	ascending	order.	Starting	with	address			
	FE00h.							

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC17CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:


- LF: Low Power Crystal
- XT: Crystal/Resonator
- EC: External Clock Input
- RC: Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC17CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 14-3 shows an example of this.

FIGURE 14-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 14-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
ХТ	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Resonators Used:

455 kHz	Panasonic EFO-A455K04B	± 0.3%		
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%		
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%		
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%		
16.0 MHz	Murata Erie CSA16.00MX	± 0.5%		
Resonators used did not have built-in capacitors.				

TABLE 14-3:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LF	32 kHz ⁽¹⁾	100-150 pF	100-150 pF
	1 MHz	10-33 pF	10-33 pF
	2 MHz	10-33 pF	10-33 pF
XT	2 MHz	47-100 pF	47-100 pF
	4 MHz	15-68 pF	15-68 pF
	8 MHz ⁽²⁾	15-47 pF	15-47 pF
	16 MHz	TBD	TBD
	25 MHz	15-47 pF	15-47 pF
	32 MHz ⁽³⁾	₀ (3)	₍₃₎

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.
 - Rs of 330Ω is required for a capacitor combination of 15/15 pF.
 - 3: Only the capacitance of the board was present.


Crystals Used:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
1.0 MHz	ECS-10-13-1	\pm 50 PPM
2.0 MHz	ECS-20-20-1	\pm 50 PPM
4.0 MHz	ECS-40-20-1	± 50 PPM
8.0 MHz	ECS ECS-80-S-4	± 50 PPM
	ECS-80-18-1	
16.0 MHz	ECS-160-20-1	TBD
25 MHz	CTS CTS25M	\pm 50 PPM
32 MHz	CRYSTEK HF-2	\pm 50 PPM

14.2.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 Tosc).

FIGURE 14-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



14.2.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 14-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



14.2.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-6 shows how the R/C combination is connected to the PIC17CXX. For Rext values below 2.2 kQ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 $k\Omega$ and 100 $k\Omega$.


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 14-7: RC OSCILLATOR MODE



14.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLK-OUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 14.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

14.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.

14.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

14.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-up Timer during the Power-on Reset sequence.

14.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the $\overline{\text{TO}}$ bit is cleared (device is not reset). The CLRWDT instruction can be used to set the $\overline{\text{TO}}$ bit. This allows the WDT to be a simple overflow timer. When in sleep, the WDT does not increment.

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
—	Config	-	PM1	-	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA			STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

14.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The \overrightarrow{PD} bit is cleared and the \overrightarrow{TO} bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the $\overline{\text{MCLR}}/\text{VPP}$ pin low.

14.4.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- A POR reset
- External reset input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some Peripheral Interrupts

The following peripheral interrupts can wake-up from SLEEP:

- · Capture1 interrupt
- Capture2 interrupt
- USART synchronous slave transmit interrupt
- · USART synchronous slave receive interrupt

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the CPUSTA register can be used to determine the cause of device reset. The

 \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wake from SLEEP, regardless of the source of wake-up.

14.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

FIGURE 14-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2 Q3 Q4
OSC1						$\frown \frown \frown$	
CLKOUT(4)		/		Tost(2)	\/ \/		
INT					I I		
(RA0/INT pin)	ı ı		: (1		<u>1 </u>
INTF flag			<u>`</u>		I		Interrupt Latency (2)
GLINTD bit	1 11		· ·		I		·
	· · · ·		Processor		1		1 I
INSTRUCTION	FLOW		in SLEEP		1 1		I I I I
PC	C PC	PC+1		+2	× 0004	h	× <u>0005h</u>
Instruction (fetched	Inst (PC) = SLEEP	Inst (PC+1)			Inst (PC	+2)	
Instruction {	Inst (PC-1)	SLEEP			Inst (PC	+1)	Dummy Cycle
2: Tost = 102 3: When GLI	scillator mode assume 4Tosc (drawing not to s NTD = 0 processor jum s not available in these	scale). This delay will ps to interrupt routing	e after wake	-up. If GLIN	ITD = 1, exec	ution will	continue in line.

14.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSS. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

14.5 <u>Code Protection</u>

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2:PM0 = '000').

Note:	PM2 d	oes not	exist on th	e PIC17C42. To
	select	code	protected	microcontroller
			10 = 00'.	

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

Note: Microchip does not recommend code protecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

15.0 INSTRUCTION SET SUMMARY

The PIC17CXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- literal and control operations.

These formats are shown in Figure 15-1.

Table 15-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 15-2 and in each specific instruction descriptions.

byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

literal and control operations, 'k' represents an 8- or 11-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- · byte-oriented operations
- bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Description
Register file address (00h to FFh)
Peripheral register file address (00h to 1Fh)
Table pointer control $i = 0'$ (do not change)
i = '1' (increment after instruction execution)
Table byte select t = '0' (perform operation on lower byte)
t = '1' (perform operation on upper byte literal field, constant data)
Working register (accumulator)
Bit address within an 8-bit file register
Literal field, constant data or label
Don't care location (= '0' or '1') The assembler will generate code with $x = '0'$. It is the recommended form of use for compatibility with all Microchip software tools.
Destination select 0 = store result in WREG 1 = store result in file register f Default is d = '1'
Unused, encoded as '0'
Destination select 0 = store result in file register f and in the WREG 1 = store result in file register f Default is s = '1'
Label name
ALU status bits Carry, Digit Carry, Zero, Overflow
Global Interrupt Disable bit (CPUSTA<4>)
Table Pointer (16-bit)
Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)
Table Latch low byte
Table Latch high byte
Top of Stack
Program Counter
Bank Select Register
Watchdog Timer Counter
Time-out bit
Power-down bit
Destination either the WREG register or the speci- fied register file location
Options
Contents
Assigned to
Register bit field
In the set of

Table 15-2 lists the instructions recognized by the MPASM assembler.

Note 1:	Any unused opcode is Reserved. Use of
	any reserved opcode may cause unex-
	pected operation.

Note 2: The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



15.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCH \to PCLATH; PCL \to dest$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.

FIGURE 15-2: Q CYCLE ACTIVITY




TABLE 15-2: PIC17CXX INSTRUCTION SET

Mnemonic,		Description	Cycles	16-bit Opcoo	le	Status	Notes
Operands				MSb	LSb	Affected	
BYTE-ORIE		TILE REGISTER OPERATIONS	•				•
ADDWF	f,d	ADD WREG to f	1	0000 111d ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000 101d ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ffff	ffff	None	3
COMF	f,d	Complement f	1	0001 001d ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ffff	ffff	C	3
DECF	f,d	Decrement f	1	0000 011d ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001 010d ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ffff	ffff	None	6,8
IORWF	f,d	Inclusive OR WREG with f	1	0000 100d ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p pppp ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p pppp ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000 0001 ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011 0100 ffff	ffff	None	9
NEGW	f,s	Negate WREG	1	0010 110s ffff	ffff	OV,C,DC,Z	1,3
NOP	—	No Operation	1	0000 0000 0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001 101d ffff	ffff	С	
RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001 100d ffff	ffff	C	
RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ffff	ffff	None	
SETF	f,s	Set f	1	0010 101s ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000 010d ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001 110d ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ffff	ffff	None	7

Legend: Refer to Table 15-1 for opcode field descriptions.

- Note 1: 2's Complement method.
 - 2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

Mnemonic,		Description	Cycles		16-bit	Opcod	e	Status	Notes
Operands				MSb			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010	11ti	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010	01tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000	110d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS	1						
BCF	f,b	Bit Clear f	1	1000	1bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000	0bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001	1bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001	0bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011	1bbb	ffff	ffff	None	
LITERAL AN	ID CO	NTROL OPERATIONS							
ADDLW	k	ADD literal to WREG	1	1011	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k	kkkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k	kkkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011	0111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011	1000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011	101x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011	1100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011	0010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011	0100	kkkk	kkkk	Z	

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

ADDLW	ADD Lite	ral to W	REG		
Syntax:	[label] A	DLW	k		
Operands:	$0 \le k \le 25$	55			
Operation:	(WREG) + k \rightarrow (WREG)				
Status Affected:	OV, C, DC	C, Z			
Encoding:	1011	0001	kkkk	kkkk	
Description:	The conten 8-bit literal WREG.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	
Decode	Read literal 'k'	Execu		Vrite to WREG	
Example:	ADDLW	0x15			
Before Instruc WREG =					

ADDWF	ADD WRE	EG to f				
Syntax:	[<i>label</i>] A[DDWF 1	f,d			
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5				
Operation:	(WREG) +	(WREG) + (f) \rightarrow (dest)				
Status Affected:	OV, C, DC	OV, C, DC, Z				
Encoding:	0000	111d	ffff	ffff		
Description:	Add WREG result is sto result is sto	red in WRE	EG. If 'd'	is 1 the		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execute	· ·	/rite to stination		
Example:	ADDWF	REG, 0				
Before Instru WREG REG	iction = 0x17 = 0xC2					
After Instruct WREG REG	tion = 0xD9 = 0xC2					

After Instruction WREG = 0x25

ADD	WFC	ADD WRE	G and C	Carry bit	to f			
Synt	ax:	[<i>label</i>] A[DDWFC	f,d				
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]	5					
Ope	ration:	(WREG) +	(WREG) + (f) + C \rightarrow (dest)					
Status Affected:		OV, C, DC	, Z					
Encoding:		0001	000d	ffff	ffff			
Desc	cription:	Add WREG memory loc placed in W placed in da	ation 'f'. If REG. If 'c	'd' is 0, the	e result is result is			
Word	ds:	1						
Cycl	es:	1						
QC	cle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Execut		rite to tination			
<u>Exar</u>	<u>mple</u> :	ADDWFC	REG	0				
	Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	= 1 = 0x02 = 0x4D						

ANDLW	And Lite	ral with WRI	EG			
Syntax:	[label] A	ANDLW k				
Operands:	$0 \le k \le 25$	55				
Operation:	(WREG)	(WREG) .AND. (k) \rightarrow (WREG)				
Status Affected:	Z					
Encoding:	1011	0101 kk	kk kkkk			
Description:			re AND'ed with sult is placed in			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read literal 'k'	Execute	Write to WREG			
Example:	ANDLW	0x5F				
Before Instru WREG	uction = 0xA3					
After Instruc WREG	tion = 0x03					

ANDWF	AND WRE	EG with	f				
Syntax:	[<i>label</i>] A	NDWF	f,d				
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5					
Operation:	(WREG) .	(WREG) .AND. (f) \rightarrow (dest)					
Status Affected:	Z						
Encoding:	0000	101d	ffff	ffff			
Description: The contents of WREG are AND'ed with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	3	Q4			
Decode	Read register 'f'	Execu		Vrite to stination			
Example:	ANDWF	REG, 1					
Before Instru WREG REG After Instruct WREG	= 0x17 = 0xC2						

BCF		Bit Clear	f				
Syntax:		[label] E	BCF f,I	С			
Operand	s:	$0 \le f \le 25$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$				
Operatio	n:	$0 \rightarrow (f < b >$	-)				
Status A	ffected:	None					
Encoding	g:	1000	1bbb	fff	f	ffff	
Descripti	ion:	Bit 'b' in re	gister 'f' is	clear	ed.		
Words:		1					
Cycles:		1	1				
Q Cycle	Activity:						
	Q1	Q2	Q3	8		Q4	
D	ecode	Read register 'f'	Execu	ute		Write gister 'f'	
<u>Example</u>	:	BCF	FLAG_R	EG,	7		
	r Instruct	EG = 0xC7					
		20 - 0,47					

BSF	Bit Set f				
Syntax:	[<i>label</i>] E	BSF f,b)		
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	5			
Operation:	$1 \rightarrow (f < b >$	-)			
Status Affected:	None				
Encoding:	1000	0bbb	fff	f	ffff
Description:	Bit 'b' in re	gister 'f' is	s set.		
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3		Q4
Decode	Read register 'f'	Execu	ute		Write gister 'f'
Example:	BSF	FLAG_RE	G, 7		
After Instruct	EG= 0x0A				

BTF	SC	Bit Test, s	skip if Cle	ear	
Synt	tax:	[<i>label</i>] B	TFSC f,I	b	
Ope	rands:	$0 \le f \le 253$ $0 \le b \le 7$	5		
Ope	ration:	skip if (f <t< td=""><td>o>) = 0</td><td></td><td></td></t<>	o>) = 0		
Stat	us Affected:	None			
Enc	oding:	1001	1bbb	ffff	ffff
Des	cription:	If bit 'b' in instruction If bit 'b' is 0 fetched du cution is dia cuted inste instruction.	is skipped. then the n ring the cur scarded, ar	ext instruction rent instruction rend a NOP i	ction Iction exe- s exe-
Wor	ds:	1			
Cycl	les:	1(2)			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Execu	ite	NOP
lf sk	ip:				
	Q1	Q2	Q3		Q4
	Forced NOP	NOP	Execu	ite	NOP
<u>Exa</u>	mple:	FALSE	BTFSC :	FLAG,1	
	Before Instru PC		dress (HE	RE)	
	After Instructi If FLAG<7 PC If FLAG<7 PC	l> = 0; = ac l> = 1;	ldress (TR		

BTFSS		Bit Test,	skip if Se	t			
Syntax:		[label]	BTFSS f,t)			
Operands	S:	$0 \le f \le 12$					
		0 ≤ b < 7					
Operation	า:	skip if (f<	:b>) = 1				
Status Af	fected:	None					
Encoding	:	1001	1001 Obbb ffff ffff				
Descriptio	tion: If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction e cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle				iction iction exe- is exe-		
		instruction		y this a two	J-Cycle		
Words:		1					
Cycles:		1(2)					
Q Cycle A	Activity:						
	Q1	Q2	Q3	1	Q4		
De	ecode	Read register 'f	Execu	ute	NOP		
lf skip:							
	Q1	Q2	Q3		Q4		
Forc	ed NOP	NOP	Execu	ute	NOP		
<u>Example</u> :		HERE FALSE TRUE	BTFSS : :	FLAG,1			
	re Instru PC		ddress (HE	RE)			
	f Instructi If FLAG<1 PC If FLAG<1 PC	l> = 0 = a l> = 1	ddress (FA				

BTG	Bit Toggl	e f		
Syntax:	[<i>label</i>] E	BTG f,b		
Operands:	0 ≤ f ≤ 25 0 ≤ b < 7	5		
Operation:	$(\overline{f}) \to$	(f)		
Status Affected:	None			
Encoding:	0011	1bbb	ffff	ffff
Description:	Bit 'b' in da inverted.	ta memory	location '	f' is
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		
<u> </u>	042			Q4
Decode	Read register 'f'	Execute	e V	Q4 /rite ister 'f'
	Read register 'f'		e V regi	/rite
Decode	Read register 'f' BTG 1	Execute	e W regi 4	/rite

CALL	Subroutir	ne Call		CLF	RF	Clear f					
Syntax:	[label] C	CALL k		Syn	tax:	[<i>label</i>] CL	RF f,s				
Operands:	$0 \le k \le 40$	95		Ope	rands:	$0 \le f \le 25$	5				
Operation:	k<12:8> –	$OS, k \rightarrow PC$ $\rightarrow PCLATH<4$ $> \rightarrow PCLATH$:0>;	·	ration:	$00h \rightarrow f, s$ $00h \rightarrow de$					
Status Affected:	None		1<1.02	Stat	us Affected:	None					
				Enc	oding:	0010	100s	ffff	ffff		
Encoding: Description:	return addr the stack. T PC bits<12 bits of the F	ess (PC+1) is pushed onto le 13-bit value is loaded into D>. Then the upper-eight		IIIR KKKK KKKK Desc Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH.				Clears the contents of the specified re- ister(s). s = 0: Data memory location 'f' and WREG are cleared. s = 1: Data memory location 'f' is cleared.			
		wo-cycle instru		Wor	ds:	1					
	See LCALL space.	for calls outsic	de 8K memory	Cyc	les:	1					
Words:	1			QC	ycle Activity:						
Cycles:	2				Q1	Q2	Q		Q4		
Q Cycle Activity:					Decode	Read register 'f'	Exect		Write egister 'f'		
Q1	Q2	Q3	Q4			iegister i			and other		
Decode	Read literal 'k'<7:0>	Execute	NOP						specified register		
Forced NOP	NOP	Execute	NOP	Exa	<u>mple</u> :	CLRF	FLAG	G_REG			
Example: Before Instr PC = After Instruct	Address (HEI		RE		Before Instru FLAG_R After Instruc FLAG_R	EG = 0x tion	5A 00				
PC =	Address (THI	ERE)									

TOS = Address(HERE + 1)

CLRWDT	Clear Wa	tchdog	Timer				
Syntax:	[label]	CLRWD	Г				
Operands:	None	None					
Operation:							
Status Affected:	TO, PD						
Encoding:	0000	0000	0000	0100			
Description:	CLRWDT instruction resets the watchdo timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Q1 Decode	Q2 Read register ALUSTA	Q3 Execu		Q4 NOP			
	Read register						
Decode	Read register ALUSTA CLRWDT						

COMF	Complem	nent f		
Syntax:	[label] (COMF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5		
Operation:	$(\overline{f}) \rightarrow (d$	lest)		
Status Affected:	Z			
Encoding:	0001	001d	ffff	ffff
Description:	The conten mented. If ' WREG. If 'o back in reg	d' is 0 the d' is 1 the	e result is	stored in
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execu		Write gister 'f'
Example:	COMF	REG	1,0	
Before Instru REG1	uction = 0x13			
After Instruc REG1 WREG	= 0x13			

CPFSEQ	Compare skip if f =	f with WREC WREG	Э,	CPF	SGT	Compare skip if f >	f with WRE WREG	G,
Syntax:	[label]	CPFSEQ f		Syn	tax:	[label]	CPFSGT f	
Operands:	$0 \le f \le 255$	5		Ope	rands:	$0 \le f \le 255$	5	
Operation:	(f) – (WRE) skip if (f) = (unsigned o	, · ·		Ope	ration:	(f) – (WRE0 skip if (f) > (unsigned o		
Status Affected:	None			Stat	us Affected:	None		
Encoding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff:	ff ffff
Description:	location 'f' t performing If 'f' = WRE tion is disca	the contents of o the contents an unsigned s G then the fetc arded and an N ad making this	of WREG by ubtraction. hed instruc- IOP is exe-	Des	cription:	location 'f' t by performi If the conte WREG the discarded a instead ma	o the contents ng an unsigne nts of 'f' > the n the fetched in and an NOP is	nstruction is
Words:	1			14/0 -	de .	tion. 1		
Cycles:	1 (2)			Wor		-		
Q Cycle Activity:				Cyc		1 (2)		
Q1	Q2	Q3	Q4	QC	ycle Activity: Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	NOP		Decode	Read	Execute	NOP
If skip:				lf sk	in:	register 'f'		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP		Forced NOP	NOP	Execute	NOP
<u>Example</u> :	NEQUAL	CPFSEQ REG : :		<u>Exa</u>	mple:	HERE NGREATER GREATER	CPFSGT RE : :	G
Before Instru PC Addre					Before Instru	-	·	
WREG REG	ess = HE = ? = ?	RE			PC WREG		dress (HERE)	
After Instruct If REG PC If REG PC	= W = Ac ≠ W	REG; Idress (EQUAL REG; Idress (NEQUA			After Instruc If REG PC If REG PC	> Wi = Ad ≤ Wi	REG; Idress (GREAT REG; Idress (NGREZ	

CPFS	SLT	Compare skip if f <	f with WREG	G,				
Synta	ax:	[label] CPFSLT f						
Opera	ands:	$0 \le f \le 25$	5					
Opera	ation:	skip if (f) <	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)					
Statu	s Affected:	None						
Enco	ding:	0011	0000 ffi	ff ffff				
Description: Compares the contents of data mem location 'f' to the contents of WREG performing an unsigned subtraction. If the contents of 'f' < the contents of WREG, then the fetched instruction discarded and an NOP is executed instead making this a two-cycle instr tion.								
Word	s:	1						
Cycle	es:	1 (2)	1 (2)					
Q Cy	cle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Execute	NOP				
lf skip	o:							
-	Q1	Q2	Q3	Q4				
	Forced NOP	NOP	Execute	NOP				
<u>Exarr</u>	nple:	HERE NLESS LESS	CPFSLT REG : :					
E	Before Instru PC W		ddress (HERE)					
F	After Instruct If REG PC If REG PC	< W = Ac ≥ W	REG; ddress (LESS) REG; ddress (NLESS					

DAW		Decimal	Decimal Adjust WREG Register					
Syntax	K:	[<i>label</i>] D	AW f,s					
Opera	nds:	$0 \le f \le 25$ s $\in [0,1]$	0 ≤ f ≤ 255 s ∈ [0,1]					
Opera	tion:	$\begin{array}{l} \mbox{If [WREG<3:0>>9] .OR. [DC = 1] then} \\ WREG<3:0> + 6 $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$						
		WREG		f<7:4>, s<7:4>				
Status	Affected:	C	$<7:4> \rightarrow f<7:$	4>, S<7:4>				
Encod		0010	111s ff	ff ffff				
Descri	U		ts the eight bi					
		tion of two BCD forma packed BC s = 0: Ro m W	esult is placed emory locatio /REG.	ch in packed les a correct l in Data n 'f' and				
			s = 1: Result is placed in Data memory location 'f'.					
Words	:	1						
Cycles	8:	1						
Q Cyc	le Activity:			•				
	Q1 Decode	Q2 Read	Q3 Execute	Q4 Write				
	Decode	register 'f'	Execute	register 'f' and other specified register				
Exam	ole1:	DAW RE	G1, 0					
B	 efore Instru	iction						
	WREG REG1 C DC	= 0xA5 = ?? = 0 = 0						
Ai <u>Exam</u> t	fter Instruct WREG REG1 C DC DC	ion = 0x05 = 0x05 = 1 = 0						
В	efore Instru							
	WREG REG1 C	= 0xCE = ?? = 0						

U	-	0
DC	=	0
After Instruc	tion	
WREG	=	0x24
REG1	=	0x24
С	=	1
DC	=	0

DECF	Decreme	nt f		DECFSZ	Decrement f,	skip if 0	
Syntax:	[label]	DECF f,d		Syntax:	[label] DEC	FSZ f,d	
Operands:	0 ≤ f ≤ 258 d ∈ [0,1]	5		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) – 1 \rightarrow (dest)		Operation:	(f) – 1 \rightarrow (dest		
Status Affected:	OV, C, DC	;, Z			skip if result =	0	
Encoding:	0000	011d ff	ff ffff	Status Affected	l: None		
Description:	Decrement	register 'f'. If '	d' is 0 the	Encoding:	0001 011	Ld fff	f ffff
		ored in WREG		Description:	The contents of mented. If 'd' is	0 the resu	It is placed in
Words:	1				WREG. If 'd' is 1 back in register		t is placed
Cycles:	1				If the result is 0,		instruction.
Q Cycle Activity:					which is already	/ fetched,	is discarded,
Q1	Q2	Q3	Q4		and an NOP is e ing it a two-cycle		
Decode	Read register 'f'	Execute	Write to destination	Words:	1		
Example:	DECF	CNT, 1		Cycles:	1(2)		
Before Instru		- ,		Q Cycle Activit	y:		
CNT	= 0x01			Q1	Q2	Q3	Q4
Z	= 0			Decode		xecute	Write to
After Instruc	tion				register 'f'		destination
CNT	= 0x00			Example:			CNT, 1
Z	= 1				GC CONTINUE	OTO	LOOP
				Defers inc			
				Before Ins	liucion		

PC	=	Address (HERE)
After Instruct	ion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
If CNT	≠	0;
PC	=	Address (HERE+1)

DCF	SNZ	Decreme	ent f, skij	o if no	ot O				
Synt	tax:	[<i>label</i>] D	[label] DCFSNZ f,d						
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$						
Ope	ration:	.,	(f) $-1 \rightarrow$ (dest); skip if not 0						
Stat	us Affected:	None	None						
Enc	oding:	0010	011d	ffff	ffff				
Des	cription:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction which is already fetched, is discarded, and an NOP is executed instead mak- ing it a two-cycle instruction.							
Wor	ds:	1							
Cycl	es:	1(2)							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Execu	ıte	Write to destination				
lf sk	ip:								
	Q1	Q2	Q3		Q4				
	Forced NOP	NOP	Execu	ute	NOP				
<u>Exa</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ : :	TEMP	P, 1				
	Before Instru TEMP_V		?						
	After Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = VALUE = =	0; Addre: 0;	_VALU ss (ze ss (nz	RO)				

Syntax: Operand	de.		0010							
Operand	18.	$0 \le k \le 81$	~	i.	[<i>label</i>] GOTO k					
			•							
Operatio	on:	k<12:8> -	$k \rightarrow PC<12:0>;$ k<12:8> \rightarrow PCLATH<4:0>, PC<15:13> \rightarrow PCLATH<7:5>							
Status A	Affected:	None								
Encodin	ig:	110k	kkkk	kkkk	kkkl					
Descript		anywhere w The thirtee loaded into upper eigh PCLATH. o instruction.	n bit imm PC bits t bits of P 30T0 is a	ediate va <12:0>. 1 C are loa	alue is Then the aded into					
Words:		1								
Cycles:		2								
Q Cycle	Activity:									
	Q1	Q2	Q3	5	Q4					
C	Decode	Read literal 'k'<7:0>	Execu	ute	NOP					
For	ced NOP	NOP	Execu	ute	NOP					
Example	<u>e</u> :	GOTO THE	RE							
Afte	er Instruct	tion								
	PC =	Address (TH	HERE)							

INC	F	Inc	cremer	nt f		
Synt	tax:	[<i>l</i> a	abel]	INCF f	,d	
Ope	rands:		≤ f ≤ 25 ₌ [0,1]	5		
Ope	ration:	(f)	+ 1 \rightarrow	(dest)		
Stat	us Affected:	O\	/, C, D0	C, Z		
Enco	oding:	(0001	010d	ffff	ffff
Description: The contents of r mented. If 'd' is 0 WREG. If 'd' is 1 back in register 'f				'd' is 0 the d' is 1 the	e result is	placed in
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1		Q2	Q	3	Q4
	Decode		tead ister 'f'	Exect		Vrite to stination
<u>Exa</u>	<u>mple</u> :	IN	CF	CNT,	1	
	Before Instru	iction	1			
	CNT	=	0xFF			
	Z C	=	0 ?			
	After Instruct CNT Z C	tion = = =	0x00 1 1			

INCFSZ	INCFSZ Increment f, skip if 0							
Syntax:	[label]	INCFSZ f,	d					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5						
Operation:	(f) + 1 \rightarrow (skip if resu							
Status Affected:	None							
Encoding:	0001	111d f:	fff ffff					
Description:	mented. If 'd WREG. If 'd back in regi If the result which is alr and an NOF	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.						
Words:	1							
Cycles:	1(2)							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Execute	Write to destination					
lf skip:								
Q1	Q2	Q3	Q4					
Forced NOP	NOP	Execute	NOP					
Example:	NZERO	INCFSZ C : :	'NT, 1					
Before Instr								
		S (HERE)						
CNT If CNT PC If CNT	After Instruction CNT = CNT + 1 If $CNT = 0$; PC = Address(ZERO)							

INFSNZ	Incremer	Increment f, skip if not 0					
Syntax:	[<i>label</i>] II	NFSNZ	f,d				
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$					
Operation:	(f) + 1 \rightarrow	(dest), s	kip if not	0			
Status Affected:	None						
Encoding:	0010	010d	ffff	ffff			
Description:	The conter mented. If WREG. If ' back in reg If the result which is all and an NO it a two-cyc	'd' is 0 the d' is 1 the jister 'f'. t is not 0, ready feto P is exect	e result is p result is p the next in ched, is dis uted instea	placed in blaced istruction, scarded,			
Words:	1	1					
Cycles:	1(2)	1(2)					
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Read register 'f'	Exect		Vrite to stination			
lf skip:							
Q1	Q2	Q	3	Q4			
Forced NOP	NOP	Exect	ute	NOP			
Example:	HERE ZERO NZERO	INFSNZ	REG, 1				
Before Instru REG	uction = REG						
After Instruc REG If REG PC If REG PC	= REG + = 1; = Addres = 0;	1 s (zero s (nzero					

Current		[lahal]			
Synt	ax:	[label]	IORLW	К	
Ope	rands:	$0 \le k \le 25$	55		
Ope	ration:	(WREG)	.OR. (k)	\rightarrow (WR	EG)
Status Affected:		Z			
Enco	oding:	1011	0011	kkkk	kkkk
Description:		The conte the eight b placed in \	it literal 'k		
Words:		1			
Cycles:		1			
QC	ycle Activity:				
	Q1	Q2	Q	3	Q4
Decode		Read literal 'k'	Exect	ute	Write to WREG
<u>Exa</u>	<u>mple</u> :	IORLW	0x35		
	Before Instru WREG	iction = 0x9A			
	After Instruct WREG	tion = 0xBF			

IORWF	Inclusive		with f	LCALL	Long Cal	I	
Syntax:	[label]	ORWF f,d		Syntax:	[label]	LCALL k	
Operands:	0 ≤ f ≤ 255	5		Operands:	$0 \le k \le 25$	5	
	d ∈ [0,1]			Operation:	PC + 1 \rightarrow	TOS;	
Operation:	(WREG) .	$OR.\left(f ight) ightarrow\left(de ight)$	est)		$k \rightarrow PCL$,	(PCLATH) -	→ PCH
Status Affected:	Z			Status Affected:	None		
Encoding:	0000	100d ff	ff ffff	Encoding:	1011	0111 kk	kk kkkk
Description:	'd' is 0 the r	R WREG with esult is placed esult is placed	0	Description:	tine call to a gram memor First, the re	anywhere with ory space. eturn address	· /
Words:	1				•	to the stack. A ress is then lo	
Cycles:	1				program co	ounter. The lo	wer 8-bits of
Q Cycle Activity:							s embedded in er 8-bits of PC
Q1	Q2	Q3	Q4			om PC high h	
Decode	Read register 'f'	Execute	Write to destination		PCLATH.		
Evemple:			uccunducti	Words:	1		
Example:		ESULT, O		Cycles:	2		
Before Instru RESULT				Q Cycle Activity:			
WREG	= 0x13 = 0x91			Q1	Q2	Q3	Q4
After Instruct RESULT				Decode	Read literal 'k'	Execute	Write register PCL
WREG	= 0x13 = 0x93			Forced NOP	NOP	Execute	NOP
				Example:	MOVPF W	IGH(SUBROU REG, PCLAT OW(SUBROUT	Н

Before Instruction

Boloro moduoi	•	
SUBROUTINE PC	= =	16-bit Address ?
After Instruction		

PC = Address	(SUBROUTINE)
--------------	--------------

MOVFP	Move f to	р		MOVLB	Move Lite	eral to low i	nibble in BSR
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k	
Operands:	0 ≤ f ≤ 255	5		Operands:	$0 \le k \le 15$	5	
	$0 \le p \le 31$			Operation:	k ightarrow (BSR	(<3:0>)	
Operation:	$(f) \to (p)$			Status Affected:	None		
Status Affected:	None			Encoding:	1011	1000 ui	uuu kkkk
Encoding:	011p	pppp ff	ff ffff	Description:	The four bi	t literal 'k' is lo	baded in the
Description:	to data mer can be any	mory location ' where in the 2	nory location 'f' p'. Location 'f' 56 word data 'p' can be 00h		low 4-bits of are affected is unchang	of the Bank Se	
		'f' can be WR	EG (a useful	Words:	1		
	special situ	,	ful for transfer-	Cycles:	1		
			on to a periph-	Q Cycle Activity:			
			transmit buffer	Q1	Q2	Q3	Q4
	indirectly a	ort). Both 'f' an ddressed.	d p can be	Decode	Read	Execute	Write literal
Words:	1				literal 'u:k'		'k' to BSR<3:0>
Cycles:	1			Example:	MOVLB	0x5	
Q Cycle Activity	:			Before Instru	uction		
Q1	Q2	Q3	Q4	BSR reg	ister = 0x	:22	
Decode	Read register 'f'	Execute	Write register 'p'	After Instruc BSR reg		:25	
Example:	MOVFP I	REG1, REG2		Note: For th	ne PIC17C42	2, only the lo	ow four bits of
Before Insti REG1 REG2		33, 11			BSR registe ed. The uppe		sically imple- ead as '0'.
After Instru REG1		33,					

REG2

0x33

=

MOVLR	Move Literal to high nibble in BSR						
Syntax:	[<i>label</i>] MOVLR k						
Operands:	$0 \le k \le 15$						
Operation:	$k \rightarrow (BSR < 7:4>)$						
Status Affected:	None						
Encoding:	1011 101x kkkk uuuu						
Description:	The 4-bit literal 'k' is loaded into the most significant 4-bits of the Bank Select Register (BSR). Only the high 4-bits of the Bank Select Register are affected. The lower half of the BSR is unchanged. The assembler will encode the "u" fields as 0.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	Read literal Execute Write 'k:u' literal 'k' to BSR<7:4>						
Example:	MOVLR 5						
Before Instruction BSR register = 0x22 After Instruction							
BSR regis							
	nstruction is not available in the C42 device.						

MOVLW Move Literal to WREG							
Syntax:	[<i>label</i>] MOVLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \rightarrow (WREG)$						
Status Affected:	atus Affected: None						
Encoding:	1011 0000 kkkk kkkk						
Description:	The eight bit literal 'k' is loaded into WREG.						
Words:	s: 1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	Read Execute Write to literal 'k' WREG						
Example:	MOVLW 0x5A						
After Instruc WREG							

© 1996 Microchip Technology Inc.

MOVPF	Move p to f					
Syntax:	[<i>label</i>] MOVPF p,f					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq p \leq 31 \end{array}$					
Operation:	$(p) \rightarrow (f)$					
Status Affected:	Z					
Encoding:	010p pppp ffff ffff					
Description:	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.					
	Either 'p' or 'f' can be WREG (a useful special situation).					
	MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly addressed.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	ReadExecuteWriteregister 'p'register 'f'					
Example:	MOVPF REG1, REG2					
Before Instru	iction					
REG1 REG2	= 0x11 = 0x33					
After Instruc REG1 REG2	ion = 0x11 = 0x11					

MO\	/WF	Ν	love WR	EG to f			
Synt	ax:	[/	label]	MOVWF	= f		
Ope	rands:	0	≤ f ≤ 25	5			
Ope	ration:	(\	VREG) ·	\rightarrow (f)			
State	us Affected:	Ν	one				
Enco	oding:		0000	0001	fff	f	ffff
Des	cription:	Lo		from WR can be a space.		•	
Words:		1					
Cycles:		1					
QC	ycle Activity:						
	Q1		Q2	Q3	3		Q4
	Decode		Read gister 'f'	Execu	ute		Write gister 'f'
<u>Exa</u>	<u>mple</u> :	M	OVWF	REG			
	Before Instru WREG REG	uctio = =	n 0x4F 0xFF				
	After Instruc WREG REG	tion = =	0x4F 0x4F				

MULLW	Multiply I	_iteral with V	VREG	MULWF	Multiply V	VREG with	f	
Syntax:	[label]	MULLW k		Syntax:	[label]	MULWF f		
Operands:	$0 \le k \le 25$	5		Operands:	$0 \le f \le 25$	$0 \le f \le 255$		
Operation:	(k x WRE	G) \rightarrow PRODI	H:PRODL	Operation:	(WREG x	(WREG x f) \rightarrow PRODH:PRODL		
Status Affected:	None			Status Affected	: None			
Encoding:	1011	1100 kk	kk kkkk	Encoding:	0011	0100 ff	Ef ffff	
Description:	out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible	ed multiplicatio n the contents bit literal 'k'. The aced in PRODH ir. PRODH con unchanged. e status flags a either overflow in this operatio ssible but not o	of WREG e 16-bit H:PRODL tains the are affected. y nor carry on. A zero	Description:	out betwee and the reg 16-bit resul PRODH:PF PRODH co Both WREC None of the Note that n is possible	d multiplication n the contents jister file locat t is stored in t RODL register ntains the hig G and 'f' are un e status flags a either overflow in this operations ssible but not	s of WREG ion 'f'. The he pair. h byte. nchanged. are affected. v nor carry on. A zero	
Words:	1			Words:	1			
Cycles:	1			Cycles:	1			
Q Cycle Activity:				Q Cycle Activity	:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL	Decode	Read register 'f'	Execute	Write registers PRODH: PRODL	
Example:	MULLW	0xC4		Example:	MULWF	REG	1	
Before Instru WREG PRODH PRODL After Instruct	= 0> = ? = ?	Æ2		Before Inst WREG REG PRODI PRODI	= 0x = 0x H = ?	(C4 (B5		
WREG PRODH PRODL	= 0> = 0> = 0>	(C4 (AD (08 is not avail	able in the	After Instru WREG REG PRODI PRODI	$\begin{array}{rcl} = & 0 \\ = & 0 \\ + & = & 0 \end{array}$	xC4 xB5 x8A x94		
PIC17	C42 device				instruction 17C42 device		lable in th	

NEGV	v	Negate W					
Syntax	x:	[<i>label</i>] NEGW f,s					
Operands:		$\begin{array}{l} 0 \leq F \leq 255 \\ s \in \ [0,1] \end{array}$					
Operation:		$\frac{\overline{WREG} + 1 \rightarrow (f);}{\overline{WREG} + 1 \rightarrow s}$					
Status	Affected:	OV, C, DC, Z					
Encod	ling:	0010 110s ffff ffff					
Descri	iption:	WREG is negated using two's comple- ment. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.					
Words	:	1					
Cycles	S:	1					
Q Cyc	le Activity:						
	Q1	Q2 Q3 Q4	_				
	Decode	Read Execute Write register 'f' and other specified register					
<u>Exam</u>	ole:	NEGW REG, 0					
Before Instruc WREG		ction = 0011 1010 [0x3A], = 1010 1011 [0xAB]					
A	fter Instruct WREG REG	ion = 1100 0111 [0xC6] = 1100 0111 [0xC6]					

NOF	0	No Opera	ation					
Synt	ax:	[label]	NOP					
Ope	rands:	None	None					
Ope	ration:	No opera	tion					
Stat	us Affected:	None	None					
Enco	oding:	0000	0000	000	0	0000		
Des	cription:	No operation.						
Wor	ds:	1	1					
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	NOP	Exect	ute		NOP		

Example:

None.

RETFIE		Return from Interrupt					
Syntax:		[label]	RETFIE				
Operands:		None					
Operation:		$0 \rightarrow \text{GLIN}$	$TOS \rightarrow (PC);$ $0 \rightarrow GLINTD;$ PCLATH is unchanged.				
Status Affe	ected:	GLINTD					
Encoding:		0000	0000	0000	0101		
Description	n:	and Top of PC. Interru the GLINT	Return from Interrupt. Stack is POP'ed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by clearing the GLINTD bit. GLINTD is the global interrupt disable bit (CPUSTA<4>).				
Words:		1					
Cycles:		2					
Q Cycle A	ctivity:						
	21	Q2	Q3	3	Q4		
Dec	ode	Read register T0STA	Execu	ute	NOP		
Force	d NOP	NOP	Execu	ute	NOP		
Р	nterrup C LINTD	RETFIE t = TOS = 0					

RETL	w	Return Li	teral to WRE	EG			
Synta	ax:	[label]	RETLW k				
Opera	ands:	$0 \le k \le 25$	$0 \le k \le 255$				
Opera	ation:	•	$k \rightarrow (WREG); TOS \rightarrow (PC);$ PCLATH is unchanged				
Statu	s Affected:	None					
Enco	ding:	1011	0110 kkl	kk kkkk			
Desci	ription:	'k'. The proo the top of th	gram counter i le stack (the re Idress latch (F	turn address).			
Word	s:	1					
Cycle	es:	2					
O Cv	cle Activity:						
Q Oy	CIE ACTIVITY.						
Q 0 y	Q1	Q2	Q3	Q4			
	-	Q2 Read literal 'k'	Q3 Execute	Q4 Write to WREG			
	Q1	Read		Write to			
	Q1 Decode Forced NOP	Read literal 'k'	Execute	Write to WREG NOP			
	Q1 Decode Forced NOP	Read literal 'k' NOP	Execute Execute BLE ; WREG co; ; offset ; WREG n; ; table c ; wREG = 0 ; Begin t;	Write to WREG NOP ntains table value ow has value			
Exam	Q1 Decode Forced NOP	Read literal 'k' NOP CALL TAN CALL TAN CALL TAN : TABLE ADDWF PC RETLW ki : : RETLW ki : : RETLW ki	Execute Execute BLE ; WREG coi ; offset ; WREG n; ; table coi ; table coi ; wREG = 0 ; Begin t; ;	Write to WREG NOP ntains table value ow has value			

RET	URN	routine				
Synt	ax:	[label]	RETUR	N		
Operands:		None				
Ope	ration:	$TOS\toF$	PC;			
Stat	us Affected:	None				
Enco	oding:	0000 0000 0000 001				
Des	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.				
Wor	ds:	1				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read register PCL*	Execu	ute	NOP	
	Forced NOP	NOP	Execu	ute	NOP	

* Remember reading PCL causes PCLATH to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f throug	gh Carry
Syntax:	[label]	RLCF f,d	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	55	
Operation:	$f < n > \rightarrow c$ $f < 7 > \rightarrow c$ $C \rightarrow d < 0$;	
Status Affected:	С		
Encoding:	0001	101d :	fff fff
Description:	one bit to Flag. If 'd'	the left throu is 0 the resu 'd' is 1 the re	er ff are rotated gh the Carry It is placed in sult is stored
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	Write to destination
Example:	RLCF	REG,	0
Example: Before Instru		REG,	0
			0
Before Instru REG	iction = 1110 (= 0		0
Before Instru REG C	iction = 1110 (= 0 tion = 1110 (0110	0

RLNCF	F Rotate Left f (no carry)					
Syntax:	[label] RLNCF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$					
Operation:	$f < n > \rightarrow d < n+1 >;$ $f < 7 > \rightarrow d < 0 >$,				
Status Affected:	None					
Encoding:	0010 001d ffff	ffff				
Description:	The contents of register 'f' are rotated one bit to the left. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q	4				
Decode	ReadExecuteWritregister 'f'destir					
Example:	RLNCF REG, 1					
Before Instru	uction					
C REG	= 0 = 1110 1011					
After Instruc C	tion					

RRCF Rotate Right f through Carry					
Syntax:	[<i>label</i>] RRCF f,d				
Operands:	$0 \le f \le 255$ d $\in [0,1]$				
Operation:					
Status Affected	С				
Encoding:	0001 100d ffff ffff				
Description: The contents of register 'f' are none bit to the right through the Flag. If 'd' is 0 the result is plac WREG. If 'd' is 1 the result is plack in register 'f'.					
Words:	1				
Cycles:	1				
Q Cycle Activit	:				
Q1	Q2 Q3 Q4				
Decode	Read Execute Write to register 'f' destination				
Example:	RRCF REG1,0				
Before Ins	uction				
REG1 C	= 1110 0110 = 0				
After Instr REG1 WREC C	ction = 1110 0110 = 0111 0011 = 0				

RRNCF Rotate Right f (no carry)						
Syntax:	[label]	RRNCF 1	i,d			
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]					
Operation:	$f < n > \rightarrow 0$ $f < 0 > \rightarrow 0$,				
Status Affected:	None					
Encoding:	0010	000d	ffff ffff			
Description:	Description: The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result placed in WREG. If 'd' is 1 the result placed back in register 'f'.					
	Г	► regis	ster f			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Execute	Write to destination			
Example 1:	RRNCF	REG, 1				
	Induced	KEG, I				
Before Instru		KEG, I				
-	iction = ?	0111				
Before Instru WREG REG After Instruct	iction = ? = 1101					
Before Instru WREG REG After Instruct WREG	tion = ? = 1101 tion = 0	0111				
Before Instru WREG REG After Instruct	iction = ? = 1101 tion					
Before Instru WREG REG After Instruct WREG	tion = ? = 1101 tion = 0	0111				
Before Instru WREG REG After Instruct WREG REG <u>Example 2</u> : Before Instru WREG	Interview ? = 1101 tion ? = 0 = 1110 RRNCF Interview action = ?	0111 1011 REG, 0				
Before Instru WREG REG After Instruct WREG REG Example 2: Before Instru	Initial ? = 1101 tion = = 0 = 1110 RRNCF Initial Initial ? = ? = 1101	0111 1011				

SETF	Set f						
Syntax:	[label]	SETF f,	S				
Operands:	0 ≤ f ≤ 25 s ∈ [0,1]	0 ≤ f ≤ 255 s ∈ [0,1]					
Operation:	$\begin{array}{l} FFh \to f;\\ FFh \to d \end{array}$						
Status Affected	: None						
Encoding:	0010	101s	ffff	ffff			
Description:	If 's' is 0, bo 'f' and WRI only the da to FFh.	EG are set	to FFh. I	f 's' is 1			
Words:	1						
Cycles:	1						
Q Cycle Activity	/:						
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Execut	re ar sp	Write gister 'f' id other becified egister			
Example1:	SETF	REG, O					
Before Inst REG WREG	= 0xDA						
After Instru	iction						
REG WREG	= 0xFF = 0xFF	PFC 1					
REG	= 0xFF = 0xFF SETF ruction = 0xDA	REG, 1					

SLEEP	Enter SL	Enter SLEEP mode				
Syntax:	[label] S	[label] SLEEP				
Operands:	None					
Operation:						
Status Affected:	TO, PD					
Encoding:	0000	0000	000	0	0011	
Description:	cleared. Th set. Watch are cleare The proce	The power down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		(Q4	
Decode	Read register PCLATH	Execu	te	N	OP	
Example:	SLEEP					
Before Instru TO = PD = After Instruct	? ?					
TO = PD = † If WDT causes	1† 0	nie hit ie	clear	be		

† If WDT causes wake-up, this bit is cleared

SUE	BLW	S	Subtract WREG from Literal					
Synt	tax:	[[<i>label</i>] SUBLW k					
Ope	rands:	0	0 ≤ k ≤ 255					
Ope	ration:	k	— (V	VRE	$\Xi G) \rightarrow (N)$	VRE	G)	
Status Affected:			DV, C	, D	C, Z			
Enc	oding:	Γ	101	1	0010	kkł	k	kkkk
Des	cription:	li	WREG is subtracted from the eight b literal 'k'. The result is placed in WREG.					
Wor	ds:	1						
Cycl	les:	1						
QC	ycle Activity:							
	Q1		Q2		Q3			Q4
	Decode	-	Read eral 'k	۲'	Execu	ite		Vrite to WREG
Exa	<u>mple 1</u> :	S	UBLW	1 (Ox02			
	Before Instru WREG C After Instruct WREG	= =	ר 1 ? 1					
<u>Exa</u>	C Z mple <u>2</u> :	=	1 0	; re	esult is po	ositive		
	Before Instru WREG C	ictior = =	ר 2 ?					
<u>Exa</u>	After Instruct WREG C Z mple <u>3</u> :	tion = = =	0 1 1	; re	esult is ze	ero		
	Before Instru WREG C	ictior = =	ר 3 ?					
	After Instruct WREG C Z	tion = = =	FF 0 1		's comple esult is ne		·	

SUBWF	Sub	trac	t WREG	from	h f		
Syntax:	[lab	el]	SUBWF	f,d			-
Operands:	-	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$					
Operation:	(f) –	$(f) - (W) \rightarrow (dest)$					
Status Affected:	OV,	OV, C, DC, Z					
Encoding:	00	00	010d	fff	f	ffff	:
Description:	com resu	Subtract WREG from register 'f' (2's complement method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1						
Cycles:	1						,
Q Cycle Activity:							
Q1	Qź		Q3	3		Q4	
Decode	Rea registe		Execu	ute		Vrite to stination	
			DECI	1	ue	Sunation	
Example 1:	SUB	NE	REG1,	T			
Before Instru REG1 WREG C	iction = 3 = 2 = ?						<u> </u>
After Instruc REG1 WREG C Z	tion = 1 = 2 = 1 = 0	;	result is p	oositiv	e		
Example 2:							
Before Instru REG1 WREG C	uction = 2 = 2 = ?						<u> </u>
After Instruc REG1 WREG C Z	tion = 0 = 2 = 1 = 1	;	result is z	zero			
Example 3:							
Before Instru REG1 WREG C	uction = 1 = 2 = ?						ļ
After Instruc REG1 WREG C Z	tion = FI = 2 = 0 = 0		result is r	negativ	ve		

SUBWFB	•••••	ract WREG	from f	with		
Syntax:	Borro Labe	ow /] SUBWF	B fd			
Operands:	-	-	J 1,u			
Operands.	d ∈ [(0 ≤ f ≤ 255 d ∈ [0,1]				
Operation:	(f) — ($(W) - \overline{C} \rightarrow ($	dest)			
Status Affected	I: OV, C	C, DC, Z				
Encoding:	000	0 001d	ffff	ffff		
Description:	(borro ment storec	act WREG ar w) from regis method). If 'd I in WREG. If I back in regi	ter 'f' (2's ' is 0 the 'd' is 1 th	s comple- result is		
Words:	1					
Cycles:	1					
Q Cycle Activity	y:					
Q1	Q2	Q	3	Q4		
Decode	Read register			Write to estination		
Example 1:	SUBWI	FB REG1,	1			
Before Instruction						
REG1 WREG C	= 0x1 = 0x0 = 1		1001) 1101)			
After Instru	uction					
REG1 WREG C	= 1	D (0000	1011) 1101) t is posit	ve		
Z	= 0					
Example2:	SUBWF1	B REG1,0				
Before Insi REG1 WREG C	= 0x1	(1011) 1010)			
After Instru	uction					
REG1 WREG	= 0x1	•	1011)			
C Z	i = 0x0 = 1 = 1		t is zero			
Example3:	SUBWFI	B REG1,1				
Before Inst REG1 WREG C	= 0x0		0011) 1101)			
After Instru REG1 WREG C Z	= 0xF)E (0000	0100) 1101) t is nega	[2's comp] tive		

SWAPF	Swap f					
Syntax:	[label]	SWAPF	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$				
Operation:		$f < 3:0 > \rightarrow dest < 7:4 >;$ $f < 7:4 > \rightarrow dest < 3:0 >$				
Status Affected: None						
Encoding:	0001	110d	ffff	ffff		
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed in register 'f'.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Exect		Vrite to stination		
Example:	SWAPF I	REG,	0			
Before Instruction REG = 0x53						
After Instruc REG	tion = 0x35					

TABLRD	Table Rea	d				
Syntax:	[label]	[label] TABLRD t,i,f				
Operands:	$0 \le f \le 255$ $i \in [0,1]$ $t \in [0,1]$					
Operation:	$\begin{array}{l} \text{If } t = 1, \\ & \text{TBLATH} \rightarrow \text{f}; \\ \text{If } t = 0, \\ & \text{TBLATL} \rightarrow \text{f}; \\ & \text{Prog Mem (TBLPTR)} \rightarrow \text{TBLAT}; \\ \text{If } i = 1, \\ & \text{TBLPTR} + 1 \rightarrow \text{TBLPTR} \end{array}$					
Status Affected:	None					
Encoding:	1010	10ti ff	ff ffff			
Description:	 A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 0: the high byte is moved; If t = 1: the low byte is moved 					
	 Then the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) is loaded into the 16-bit Table Latch (TBLAT). If i = 1: TBLPTR is incremented; If i = 0: TBLPTR is not incremented 					
Words:	1					
Cycles:	2 (3 cycle	if f = PCL)				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register TBLATH or TBLATL	Execute	Write register 'f'			

TABLRD	Table R	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc	ction		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0,4,1000
MEMORY	(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	mpletion)
REG		=	0xAA
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR			0xA357
MEMORY	(TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc	ction		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY	(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	mpletion)
REG		=	0x55
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA356
MEMORY	(TBLPTR)	=	0x1234

TABLWT	Table Writ	-		
Syntax:	[<i>label</i>] T	ABLWT	t,i,f	
Operands:	$0 \le f \le 255$ $i \in [0,1]$ $t \in [0,1]$	5		
Operation:	If $t = 0$, $f \rightarrow TB$	LATL;		
	If t = 1, f \rightarrow TB	LATH; \rightarrow Prog	Mom	
	lf i = 1,	$R + 1 \rightarrow$		
Status Affected:	None			
Encoding:	1010	11ti	ffff	ffff
Description:	latch (If t = 0	value in 'f' TBLAT) : load into : load into	low by	te;
	to the pointe	ontents of program r d to by TB _PTR poi	nemory LPTR	location
	the ins If TBL	m memor struction ta PTR point M locati	akes tw ts to ar	o-cycle
	instruc	ction is te	erminat	ed when
	LR/VPP pin m for successfu			
-	VPP = VDD gramming sec	wence of	intern	al memor
will be	executed, be h the interna	ut will no	ot be	successf
	- /	BLPTR ca	an be a	automati-
		ncremente ; TBLPTF		
	lf i = 1	increme ; TBLPTF		emented
Words:	1	, 182111		omoniou
Cycles:	2 (many if EPROM p			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execut	e	Write

TABLWT	Table Wr	ite		
Example1:	TABLWT	0, 1,	REG	
Before Instruc	ction			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG		=	0x53	
TBLATH		=	0x53	
TBLATL		=	0x55	
TBLPTR		=	0xA357	7
MEMORY	(TBLPTR -	1) =	0x5355	5
Example 2:	TABLWT	1, 0,	REG	
Before Instruc	ction			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xFFFI	F
After Instruction	on (table v	vrite co	mpletio	n)
REG	,	=	0x53	,
TBLATH		=	0xAA	
TBLATL		=	0x53	
TBLPTR		=	0xA356	6
MEMORY	(TBLPTR)	=	0xAA5	3
	 ר		г	
Program Memory	15		0	Data Memory
				wentory
	1 (5	TBLPTR		

	TBLPTR
· · · · · · · · · · · · · · · · · · ·	
16 bits	TBLAT 8 bits

TLR	D	Table Late	ch Read				
Synt	ax:	[<i>label</i>] T	LRD t,f				
Ope	rands:	0 ≤ f ≤ 255 t ∈ [0,1]	5				
Ope	ration:	lf t = 0, TBLAT	$L \rightarrow f;$				
		lf t = 1, TBLAT	If t = 1, TBLATH \rightarrow f				
State	us Affected:	None					
Enco	oding:	1010	00tx fff	f ffff			
Des	cription:	 Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected. If t = 1; high byte is read If t = 0; low byte is read This instruction is used in conjunction with TABLRD to transfer data from pro- gram memory to data memory. 					
Wor	de.	1		mory.			
Cycl		1					
	ycle Activity:	I					
	Q1	Q2	Q3	Q4			
	Decode	Read	Execute	Write			
		register TBLATH or TBLATL		register 'f'			
Exar	<u>mple</u> :	TLRD t	, RAM				
	Before Instru	uction					
	t	= 0					
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL = (,			
	After Instruct	tion	·				
	RAM TBLAT	= 0xAF = 0x00AF	(TBLATH = (TBLATL = (,			
	Before Instru	uction					
	t	= 1					
	RAM TBLAT	= ? = 0x00AF	(TBLATH = (TBLATL = (,			
	After Instruct	tion					
	RAM TBLAT	= 0x00 = 0x00AF	(TBLATH = (TBLATL = (,			
	Program Memory	15	0	Data Memory			
			LPTR				
·				÷			
	16 bits		BLAT	8 bits			

TLWT	Table Late	ch Write		TSTFSZ	Test f, sk	ip if 0	
Syntax:	[label] T	LWT t,f		Syntax:	[label]	TSTFSZ f	
Operands:	0 ≤ f ≤ 255	5		Operands:	0 ≤ f ≤ 25	5	
	t ∈ [0,1]			Operation:	skip if f =	0	
Operation:	If $t = 0$,			Status Affected:	None		
	$f \rightarrow TB$ If t = 1,	LAIL;		Encoding:	0011	0011 fff	f ffff
	$f \rightarrow TB$	LATH		Description:	If 'f' = 0, the	e next instructio	on, fetched
Status Affected:	None			·		current instructi	
Encoding:	1010	01tx ff:	ff ffff			d and an NOP a two-cycle in	
Description:	Data from fi	ile register 'f' i	s written into	Words:	1	·	
·		e 16-bit table latch (TBLAT).		Cycles:	1 (2)		
	-	byte is writte		Q Cycle Activity:	()		
		byte is written tion is used in		Q1	Q2	Q3	Q4
			lata from data	Decode	Read	Execute	NOP
	memory to	program mem	iory.		register 'f'		
Words:	1			If skip:	00	02	04
Cycles:	1			Q1 Forced NOP	Q2 NOP	Q3 Execute	Q4 NOP
Q Cycle Activity:							NOI
Q1	Q2	Q3	Q4	Example:	HERE NZERO	TSTFSZ CNT :	
Decode	Read register 'f'	Execute	Write register		ZERO :	-	
	regioner 1		TBLATH or TBLATL	Before Instru PC = Ado	lction dress(HERE)		
Example:	TLWT t	:, RAM		After Instruct	tion		
Before Instru				If CNT		.00,	
t	= 0			PC If CNT		dress (ZERO) 00,	
RAM TBLAT	= 0xB7 = 0x0000	(TBLATH =	0×00)	PC	= Ac	dress (NZERO)
IDEAI	- 000000	(TBLATL =					
After Instruct	tion						
RAM	= 0xB7						
TBLAT	= 0x00B7	(TBLATH = (TBLATL =	,				
Before Instru							
t RAM	= 1 = 0xB7						
TBLAT	= 0x0000	(TBLATH = (TBLATL =	,				
After Instruct	tion						
RAM	= 0xB7						
TBLAT	= 0xB700	``	,				
		(TBLATL =	UXUU)				

XORLW	Exclusive OR Literal with	XORWF	Exclusive OR WREG with f
	WREG		[label] XORWF f,d
Syntax:	[<i>label</i>] XORLW k	Operands:	$0 \le f \le 255$
Operands:	$0 \le k \le 255$		d ∈ [0,1]
Operation:	(WREG) .XOR. $k \rightarrow (WREG)$	Operation:	(WREG) .XOR. (f) \rightarrow (dest)
Status Affected:	Z	Status Affected:	Z
Encoding:	1011 0100 kkkk kkkk	Encoding:	0000 110d ffff ffff
Description:	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.	Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:		Q Cycle Activity:	
Q1	Q2 Q3 Q4	Q1	Q2 Q3 Q4
Decode	ReadExecuteWrite toliteral 'k'WREG	Decode	Read Execute Write to register 'f' destination
Example:	XORLW 0xAF	L	
Before Instruc	ction	Example:	XORWF REG, 1
After Instructi	= 0xB5 on = 0x1A	Before Instru REG WREG	ction = 0xAF = 0xB5
		After Instruct REG WREG	ion = 0x1A = 0xB5

NOTES:

16.0 DEVELOPMENT SUPPORT

16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)

16.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLABTM Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

16.3 ICEPIC: Low-cost PIC16CXXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

16.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

16.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

16.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.8 <u>PICDEM-3 Low-Cost PIC16CXXX</u> <u>Demonstration Board</u>

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

16.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allow full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

16.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

16.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

16.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

16.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

16.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

16.16 <u>TrueGauge[®] Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

16.17 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

Droduct	** MDI ADTM		MD-Drivo/Mov		*** DICMACTED®/				DIC CTADT® DI
	Integrated	Compiler	Applications	Explorer/Edition	PICMASTER-CE	Low-Cost		Ultra Low-Cost	Low-Cost
	Development Environment		Code Generator	Fuzzy Logic Dev. Tool	In-Circuit Emulator	In-Circuit Emulator	Microchip Programmer	Dev. Kit	Universal Dev. Kit
PIC12C508, 509	SW007002	SW006005		I	EM167015/ EM167101	1	DV007003	1	DV003001
PIC14000	SW007002	SW006005		I	EM147001/ EM147101	1	DV007003	I	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C554, 556, 558	SW007002	SW006005		DV005001/ DV005002	EM167033/ EM167113	1	DV007003	I	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005		I	EM167035/ EM167105	1	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	1	DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	Ι	EM167025/ EM167103	1	DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107		DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111		DV007003	I	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107	1	DV007003	I	DV003001
*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler	innology for avails velopment Enviro	ability date inment includes	s MPLAB-SIM Sii	mulator and	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	and PICMAST rogrammer at modules are or specific orde	II PICMASTER and PICMASTER-CE ordering par PRO MATE II programmer RO MATE socket modules are ordered separately. ordering guide for specific ordering part numbers	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer **PRO MATE socket modules are ordered separately. See development system ordering guide for specific ordering part numbers	lude stems
Product	TRUEGAUGI	TRUEGAUGE® Development Kit		SEEVAL® Designers Kit	Hopping Code Security Programmer Kit	Security Prog		Hopping Code Security Eval/Demo Kit	ity Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's		N/A		DV243001		N/A		N/A	
MTA11200B		DV114001		N/A		N/A		N/A	
HCS200, 300, 301 *		N/A		N/A	-	PG306001		DM303001	001

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

PIC17C4X

17.0 PIC17C42 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	125°C
Storage temperature	
Voltage on VDD with respect to Vss 0 to -	
Voltage on MCLR with respect to Vss (Note 2)0.6V to	+14V
Voltage on RA2 and RA3 with respect to Vss0.6V to	+12V
Voltage on all other pins with respect to Vss	· 0.6V
Total power dissipation (Note 1)	.1.0W
Maximum current out of Vss pin(s) - Total	50 mA
Maximum current into VDD pin(s) - Total)0 mA
Input clamp current, Iк (VI < 0 or VI > VDD)±2	.0 mA
Output clamp current, IOK (VO < 0 or VO > VDD)±2	:0 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins6	30 mA
Maximum output current sourced by any I/O pin2	20 mA
Maximum current sunk by PORTA and PORTB (combined)15	
Maximum current sourced by PORTA and PORTB (combined)10)0 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)15	50 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)10)0 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOL x	IOL)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freq: 2 MHz max.

17.1 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating	-	-		ns (unless otherwise stated)
						-40°C	
		1	1			0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060*	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D014			-	95	150	μA	Fosc = 32 kHz WDT enabled (EC osc configuration)
D020	IPD	Power-down Current	_	10	40	μA	VDD = 5.5V, WDT enabled
D021		(Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$. For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL $\cdot VDD$) $\cdot f$

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 42 R42 42A 43 R43 44

17.2 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CHARACTERISTICS

-40°C \leq TA \leq +85°C for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial

Operating voltage VDD range as described in Section 17.1 Parameter No. Sym Characteristic Min Typ† Max Units Conditions Input Low Voltage VIL I/O ports D030 with TTL buffer Vss 0.8 V D031 with Schmitt Trigger buffer Vss 0.2VDD V _ D032 MCLR, OSC1 (in EC and RC Vss 0.2Vdd V Note1 _ mode) D033 OSC1 (in XT, and LF mode) 0.5VDD V _ Input High Voltage Vн I/O ports V D040 2.0 with TTL buffer _ Vdd D041 with Schmitt Trigger buffer 0.8VDD Vdd V _ D042 MCLR 0.8Vdd Vdd Note1 V D043 OSC1 (XT, and LF mode) 0.5VDD V D050 Hysteresis of 0.15VDD* VHYS V _ _ Schmitt Trigger inputs Input Leakage Current (Notes 2, 3) D060 lı∟ I/O ports (except RA2, RA3) $Vss \leq VPIN \leq VDD$, ±1 μΑ I/O Pin at hi-impedance PORTB weak pull-ups disabled MCLR D061 <u>+2</u> μA VPIN = Vss or VPIN = VDD D062 **RA2, RA3** ±2 μΑ $Vss \leq VRA2$, $VRA3 \leq 12V$ D063 OSC1, TEST ±1 μΑ $Vss \le VPIN \le VDD$

D070 IPURB PORTB weak pull-up current These parameters are characterized but not tested.

MCLR

D064

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

200

60

10

400

μA

μΑ

These parameters are for design guidance only and are not tested, nor characterized. t

Design guidance to attain the AC timing specifications. These loads are not tested. ++

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

VMCLR = VPP = 12V

(when not programming)

VPIN = Vss. $\overline{RBPU} = 0$

						itions	(unless otherwise stated)
DC CHARA	CTERI		Operating	tempera	-4		$TA \leq +85^{\circ}C$ for industrial and
			Operating	voltage '	0°0 VDD rand		TA \leq +70°C for commercial escribed in Section 17.1
Parameter							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Output Low Voltage					
D080	Vol	I/O ports (except RA2 and RA3)	-	-	0.1Vdd	V	IOL = 4 mA
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V
D083		OSC2/CLKOUT (RC and EC osc modes)	_	-	0.4	V	IOL = 2 mA, VDD = 4.5V
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	Юн = -2 mA
D091		with TTL buffer	2.4	-	-	V	IOH = -6.0 mA, VDD = 4.5V Note 6
D092		RA2 and RA3	_	-	12	V	Pulled-up to externally applied voltage
D093		OSC2/CLKOUT (RC and EC osc modes)	2.4	_	-	V	ЮН = -5 mA, VDD = 4.5V
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50 ††	pF	
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	100 ††	pF	In Microprocessor or Extended Microcontroller mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

DC CHARA	CTERI	STICS	Operating to	emperatu	ire -40°C	C ≤ TA	nless otherwise stated) ≤ +40°C cribed in Section 17.1
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	
		Internal Program Memory Programming Specs (Note 4)					
D110 D111	Vpp Vddp	Voltage on MCLR/VPP pin Supply voltage during programming	12.75 4.75	_ 5.0	13.25 5.25	V V	Note 5
D112 D113	Ipp Iddp	Current into MCLR/VPP pin Supply current during programming		25 ‡ _	50 ‡ 30 ‡	mA mA	
D114		Programming pulse width	10	100	1000	μs	Terminated via internal/exter- nal interrupt or a reset

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

17.3 <u>Timing Parameter Symbology</u>


The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. 1990				
Т				
F	Frequency	T	Time	
Lowerc	ase symbols (pp) and their meanings:			
рр				
ad	Address/Data	ost	Oscillator Start-up Timer	
al	ALE	pwrt	Power-up Timer	
сс	Capture1 and Capture2	rb	PORTB	
ck	CLKOUT or clock	rd	RD	
dt	Data in	rw	RD or WR	
in	INT pin	tO	TOCKI	
io	I/O port	t123	TCLK12 and TCLK3	
mc	MCLR	wdt	Watchdog Timer	
oe	ŌĒ	wr	WR	
os	OSC1			
Upperc	ase symbols and their meanings:			
S				
D	Driven	L	Low	
E	Edge	P	Period	
F	Fall	R	Rise	
н	High	V	Valid	
I	Invalid (Hi-impedance)	Z	Hi-impedance	

FIGURE 17-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



Applicable Devices 42 R42 42A 43 R43 44

17.4 <u>Timing Diagrams and Specifications</u>




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency (Note 1)	DC DC		16 25	MHz MHz	EC osc mode - PIC17C42-16 - PIC17C42-25
		Oscillator Frequency (Note 1)	DC 1 1 DC		4 16 25 2	MHz MHz MHz MHz	RC osc mode XT osc mode - PIC17C42-16 - PIC17C42-25 LF osc mode
1	Tosc	External CLKIN Period (Note 1)	62.5 40		_	ns ns	EC osc mode - PIC17C42-16 - PIC17C42-25
		Oscillator Period (Note 1)	250 62.5 40 500		 1,000 1,000 	ns ns ns ns	RC osc mode XT osc mode - PIC17C42-16 - PIC17C42-25 LF osc mode
2	Тсү	Instruction Cycle Time (Note 1)	160	4/Fosc	DC	ns	
3	TosL, TosH	Clock in (OSC1) High or Low Time	10‡	_	—	ns	EC oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—		5‡	ns	EC oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (Tcγ) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 17-3: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT [↑] to Port out valid	—	—	0.5Tcy + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT	0.25Tcy + 25 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	—	100 ‡	ns	
20	TioR	Port output rise time	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	—	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = Tcy.




FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 17-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_		ns	
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)	5 *	12	25 *	ms	
32	Tost	Oscillation Start-up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	40 *	96	200 *	ms	
35	TmcL2adI	MCLR to System Interface bus (AD15:AD0) invalid	_	—	100 *	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

FIGURE 17-5: TIMER0 CLOCK TIMINGS




TABLE 17-5: TIMER0 CLOCK REQUIREMENTS

Parameter								
No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20 §	—	_	ns	
			With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 §	—	—	ns	
			With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period	·	<u>Tcy + 40</u> §	—	—	ns	N = prescale value
				N				(1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 TCY + 20 §		_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 TCY + 20 §			ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N			ns	N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §		6 Tosc §	_	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-7: CAPTURE TIMINGS




TABLE 17-7: CAPTURE REQUIREMENTS

Parameter							
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	—	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS




TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid		_	65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time		10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 42 R42 42A 43 R43 44




FIGURE 17-11: MEMORY INTERFACE WRITE TIMING

TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30	_		ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$ (data setup time)	0.25Tcy - 40	—	—	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	—	0.25Tcy §		ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification is guaranteed by design.

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	0 TadV2alL AD<15:0> (address) valid to ALE↓ ((address setup time)		0.25Tcy - 30		_	ns	
151 TalL2adI ALE↓ to address out invalid (address hold time)		5*		_	ns		
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adl	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE [↑] to ALE [↑] (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	168 Toe Output enable access time (OE low to Data Valid)		-	_	0.5 TCY - 60	ns	

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

18.0 PIC17C42 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name		Typical Capa	acitance (pF)	
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and VSS	10	10	10	10
MCLR pin	20	20	20	20

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%

Applicable Devices 42 R42 42A 43 R43 44










FIGURE 18-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




Applicable Devices 42 R42 42A 43 R43 44





Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C







FIGURE 18-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

Applicable Devices 42 R42 42A 43 R43 44






FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD






FIGURE 18-14: IOH vs. VOH, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44







FIGURE 18-16: IOL vs. VOL, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-17: IOL vs. VOL, VDD = 5V






FIGURE 18-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD




Applicable Devices 42 R42 42A 43 R43 44









NOTES:

Applicable Devices 42 R42 42A 43 R43 44

19.0 PIC17CR42/42A/43/R43/44 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

5	
Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.6V to +14V
Voltage on all other pins with respect to Vss	0.6V to VDD + 0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total	250 mA
Maximum current into VDD pin(s) - total	200 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VG	OH) X IOH} + Σ (VOL X IOL)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC17LCR42-08 PIC17LC42A-08 PIC17LC43-08 PIC17LCR43-08 PIC17LCR43-08 PIC17LC44-08	PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17CR43-16	PIC17CR42-25 PIC17C42A-25 PIC17C43-25 PIC17CR43-25 PIC17CR43-25	PIC17CR42-33 PIC17C42A-33 PIC17C43-33 PIC17CR43-33 PIC17CR4-33	JW Devices (Ceramic Windowed Devices)
RC	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 µA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
ХТ	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VpD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD: 12 mA max.	IDD: 24 mA max.	IDD: 38 mA max.	IDD: 38 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 µA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 8 MHz max.	Freq: 16 MHz max.	Freq: 25 MHz max.	Freq: 33 MHz max.	Freq: 33 MHz max.
С Ш	VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 8 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 16 MHz Max	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 µA max. at 5.5V WDT disabled Freq: 25 MHz max.	VpD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 33 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 33 MHz max.
<u>ц</u>	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VpD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 150 μA max. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 95 µA typ. at 32 kHz	IDD: 150 μA max. at 32 kHz
	IPD: 5 μA max. at 5.5V	IPD: <1 μA typ. at 5.5V	IPD: <1 μA typ. at 5.5V	IPD: <1 µA typ. at 5.5V	IPD: 5 μA max. at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.
The sł select	The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.	or selections which are tested e specifications required.	for functionality, but not for MI	N/MAX specifications. It is re	commended that the user

19.1 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

DC CHARACI	FEDIOTI	<u></u>	Standard Operating			ondition	s (unless otherwise stated)
DC CHARACI	ERISTI	63				-40°C	
		i				0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	4.5	-	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	V	See section on Power-on Reset for details
D004	Svdd	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	_	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D015			-	25	50	mA	Fosc = 33 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT enabled (EC osc configuration)
D020	IPD	Power-down	_	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \bullet R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

19.2 **DC CHARACTERISTICS:**

PIC17LC42A/43/LC44 (Commercial, Industrial) PIC17LCR42/43 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating Co Operating temperature				as (unless otherwise stated) ≤ TA ≤ +85°C for industrial and ≤ TA ≤ +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	2.5	-	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	—	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT disabled (EC osc configuration)
D020	IPD	Power-down	-	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VbD / (2 • R). For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Standard Operating Conditions (unloss otherwise stated)

19.3 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial) PIC17LCR42/42A/43/R43/44-08 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CHARACTERISTICS

-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial

			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial					
Operating voltage VDD range as described in Section 19.1								
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Input Low Voltage						
	VIL	I/O ports						
D030		with TTL buffer	Vss	_	0.8	V	$4.5V \le VDD \le 5.5V$	
			Vss	-	0.2Vdd	V	$2.5V \le VDD \le 4.5V$	
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V		
D032		MCLR, OSC1 (in EC and RC mode)	Vss	-	0.2Vdd	V	Note1	
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	_	V		
		Input High Voltage						
	Vін	I/O ports						
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$	
			1+0.2VDD	-	Vdd	V	$2.5V \le VDD \le 4.5V$	
D041		with Schmitt Trigger buffer	0.8Vdd	-	Vdd	V		
D042		MCLR	0.8Vdd	_	Vdd	V	Note1	
D043		OSC1 (XT, and LF mode)	-	0.5Vdd	_	V		
D050	VHYS	Hysteresis of	0.15Vdd *	_	_	V		
		Schmitt Trigger inputs						
		Input Leakage Current						
Daga		(Notes 2, 3)						
D060	lı∟	I/O ports (except RA2, RA3)	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, I/O Pin at hi-impedance PORTB weak pull-ups disabled	
D061		MCLR	-	-	<u>+2</u>	μA	VPIN = Vss or VPIN = VDD	
D062		RA2, RA3			±2	μA	$Vss \le Vra2$, $Vra3 \le 12V$	
D063		OSC1, TEST (EC, RC modes)	-	-	±1	μA	$Vss \le VPIN \le VDD$	
D063B		OSC1, TEST (XT, LF modes)	-	-	VPIN	μA	$R_F \ge 1 M\Omega$, see Figure 14.2	
D064		MCLR	-	-	10	μA	VMCLR = VPP = 12V (when not programming)	
D070	IPURB	PORTB weak pull-up current	60	200	400	μA	VPIN = VSS, $\overline{\text{RBPU}} = 0$ 4.5V \leq VDD \leq 6.0V	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 Negative current is defined as coming out of the pin.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

			Standard C Operating te			ns (ur	nless otherwise stated)			
DC CHARA	STICS	-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial								
			Operating v	erating voltage VDD range as described in Section 19.1						
Parameter										
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
		Output Low Voltage								
D080	VOL	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA			
			_	_	0.1Vdd	V	$4.5V \le VDD \le 6.0V$			
			_	_	0.1Vdd *	V	VDD = 2.5V			
D081		with TTL buffer	-	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6			
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 6.0V			
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 1 mA, VDD = 4.5V			
D084		(RC and EC osc modes)	_	_	0.1Vdd *	V	IOL = VDD/5 mA			
							(PIC17LC43/LC44 only)			
		Output High Voltage (Note 3)								
D090	Vон	I/O ports (except RA2 and RA3)					IOH = -VDD/2.500 mA			
			0.9Vdd	_	-	V	$4.5V \le VDD \le 6.0V$			
			0.9Vdd *	-	-	V	VDD = 2.5V			
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0 mA, VDD=4.5V Note 6			
D092		RA2 and RA3	-	_	12	V	Pulled-up to externally applied voltage			
D093		OSC2/CLKOUT	2.4	_	_	v	IOH = -5 mA, VDD = 4.5 V			
D094		(RC and EC osc modes)	0.9Vdd *	_	_	V	IOH = -VDD/5 mA			
		, , ,					(PIC17LC43/LC44 only)			
		Capacitive Loading Specs on Output Pins								
D100	Cosc2	OSC2/CLKOUT pin	_	_	25	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. external clock is used to drive OSC1.			
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50	pF				
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	50	pF	In Microprocessor or Extended Microcontroller mode			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices	42	R42	42A	43	R43	44

DC CHARA	CTERI	STICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +40^{\circ}C$ Operating voltage VDD range as described in Section 19.1								
Parameter					je range e						
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions				
		Internal Program Memory Programming Specs (Note 4)									
D110 D111	Vpp Vddp	Voltage on MCLR/VPP pin Supply voltage during programming	12.75 4.75	_ 5.0	13.25 5.25	V V	Note 5				
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA					
D113	Iddp	Supply current during programming	-		30 ‡	mA					
D114	TPROG	Programming pulse width	10	100	1000	μs	Terminated via internal/ external interrupt or a rese				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

Applicable Devices 42 R42 42A 43 R43 44


19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1.TppS2	ppS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			· · · · · ·
F	Frequency	Т	Time
Lowerc	case symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	TOCKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	OE	wr	WR
os	OSC1		
Upperc	case symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	P	Period
F	Fall	R	Rise
н	High	V	Valid
	Invalid (Hi-impedance)	Z	Hi-impedance

FIGURE 19-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



Applicable Devices 42 R42 42A 43 R43 44

19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	8	MHz	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	DC	_	16	MHz	- 16 devices (16 MHz devices)
		(DC	_	25	MHz	- 25 devices (25 MHz devices)
			DC	—	33	MHz	- 33 devices (33 MHz devices)
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	1	_	8	MHz	XT osc mode - 08 devices (8 MHz devices)
			1	_	16	MHz	- 16 devices (16 MHz devices)
			1	_	25	MHz	- 25 devices (25 MHz devices)
			1	_	33	MHz	- 33 devices (33 MHz devices)
			DC	—	2	MHz	LF osc mode
1	Tosc	External CLKIN Period	125	_	—	ns	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	62.5	_	—	ns	- 16 devices (16 MHz devices)
			40	_	—	ns	- 25 devices (25 MHz devices)
			30.3	—	—	ns	- 33 devices (33 MHz devices)
		Oscillator Period	250	_	—	ns	RC osc mode
		(Note 1)	125	_	1,000	ns	XT osc mode - 08 devices (8 MHz devices)
			62.5	_	1,000	ns	- 16 devices (16 MHz devices)
			40	—	1,000	ns	 - 25 devices (25 MHz devices)
			30.3	—	1,000	ns	- 33 devices (33 MHz devices)
			500	—	—	ns	LF osc mode
2	Тсү	Instruction Cycle Time (Note 1)	121.2	4/Fosc	DC	ns	
3	TosL,	Clock in (OSC1)	10 ±	_	_	ns	EC oscillator
	TosH	high or low time	· '				
4	TosR,	Clock in (OSC1)	_	_	5‡	ns	EC oscillator
	TosF	rise or fall time					

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 42 R42 42A 43 R43 44




FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	CLKOUT AND I/O TIMING REQUIREMENTS


Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	÷	—	15‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	\uparrow	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	CLKOUT rise time			15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	PIC17CR42/42A/43/ R43/44		—	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	_	_	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	V2ckH Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡	_	—	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	_	—	ns	Note 1
16	TckH2iol	Port in hold after CL	KOUT	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) t (I/O in hold time)	o Port input invalid	0‡	_		ns	
19	TioV2osH	Port input valid to C (I/O in setup time)	SC1↓	30 ‡	_		ns	
20	TioR	Port output rise time		—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	—	10 ‡	0 ‡ 35 ‡			
22	TinHL	INT pin high or low	time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change IN	IT high or low time	25 *	—	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.






TABLE 19-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_	_	ns	VDD = 5V	
31	Twdt	Watchdog Timer Time-ou (Prescale = 1)	5 *	12	25 *	ms	VDD = 5V	
32	Tost	Oscillation Start-up Time	r Period	_	1024Tosc§	_	ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period		40 *	96	200 *	ms	VDD = 5V
35	TmcL2adl	MCLR to System Inter- face bus (AD15:AD0>)PIC17CR42/42A/ 43/R43/44invalidPIC17LCR42/ 42A/43/R43/44		—	_	100 *	ns	
				—	_	120 *	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

FIGURE 19-5: TIMER0 CLOCK TIMINGS




TABLE 19-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 §	-	—	ns	
			With Prescaler	10*	-	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	-	—	ns	
			With Prescaler	10*	-	—	ns	
42	Tt0P	T0CKI Period		Greater of: 20 ns or <u>Tcy + 40 §</u> N	-	_		N = prescale value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5TCY + 20 §	-	—	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5Tcy + 20 §	_	—	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N		_		N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §		6Tosc §		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-7: CAPTURE TIMINGS




TABLE 19-7: CAPTURE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—		ns	
52	TccP	Capture1 and Capture2 input period	<u>2Tcy</u> § N	—	_	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 19-8: PWM TIMINGS




TABLE 19-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time		10 *	35 *§	ns	
* The		motors are observatorized but not tested					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param	Course	Characteristic		Min	Typt	Max	Unite	Conditions
No.	Sym	Characteristic					Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &						
		SLAVE)	PIC17CR42/42A/43/R43/44	—	-	50	ns	
		Clock high to data out valid	PIC17LCR42/42A/43/R43/44	1 —	-	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
		(Master Mode)	PIC17LCR42/42A/43/R43/44	—	—	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
			PIC17LCR42/42A/43/R43/44	—	—	40	ns	
+	Data in "T	yp" column is at 5V, 25°C unless	otherwise stated. These parameters	are for	design	guidan	ce only	and are not

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10		_	ns	
151	TalL2adI	ALE↓ to address out invalid (address hold time)	0	_	—	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	_	_	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	—	0.25Tcy §	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 19-12: MEMORY INTERFACE READ REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD15:AD0 (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*		_	ns	
160	TadZ2oeL	AD15:AD0 hi-impedance to $\overline{\text{OE}}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD15:AD0 driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adI	OE↑to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑(cycle time)	—	TCY §	_	ns	
167	Tacc	Address access time	_	_	0.75Tcy - 30	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_	_	0.5Tcy - 45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

*

NOTES:

20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name	Typical Capacitance (pF)				
	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP	
All pins, except MCLR, VDD, and Vss	10	10	10	10	
MCLR pin	20	20	20	20	

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD







FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 20-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%









FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD








FIGURE 20-7: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C







FIGURE 20-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

Applicable Devices 42 R42 42A 43 R43 44






FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 20-14: IOH vs. VOH, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44




FIGURE 20-16: IOL vs. VOL, VDD = 3V




FIGURE 20-17: IOL vs. VOL, VDD = 5V






FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD




Applicable Devices 42 R42 42A 43 R43 44










NOTES:

21.0 PACKAGING INFORMATION


21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



	Package Group: Ceramic CERDIP Dual In-Line (CDP)					
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0 °	10°	
А	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
Е	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
Ν	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	


© 1996 Microchip Technology Inc.

21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>




	Package Group: Plastic Dual In-Line (PLA)						
		Millimeters		Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
А	_	5.080		_	0.200		
A1	0.381	_		0.015	-		
A2	3.175	4.064		0.125	0.160		
В	0.355	0.559		0.014	0.022		
B1	1.270	1.778	Typical	0.050	0.070	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.181	52.197		2.015	2.055		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	13.462	13.970		0.530	0.550		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	15.240	15.240	Reference	0.600	0.600	Reference	
eB	15.240	17.272		0.600	0.680		
L	2.921	3.683		0.115	0.145		
Ν	40	40		40	40		
S	1.270	_		0.050	_		
S1	0.508	_		0.020	-		

21.3 44-Lead Plastic Leaded Chip Carrier (Square)




	Package Group: Plastic Leaded Chip Carrier (PLCC)					
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
А	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
Ν	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	





		Packag	ge Group: Plasti	c MQFP		
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Мах	Notes
α	0°	7 °		0°	7 °	
А	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
С	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
E	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
е	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
Ν	44	44		44	44	
CP	0.102	_		0.004	_	



21.5	44-Lead Plastic Surface Mount	(TQFP 10x10 mm Body	v 1.0/0.10 mm Lead Form)
Z 110	The Louis Flags of the Carrier of th		

		Packag	e Group: Plast	tic TQFP			
		Millimeters	s Inch			nes	
Symbol	Min	Max	Notes	Min	Max	Notes	
A	1.00	1.20		0.039	0.047		
A1	0.05	0.15		0.002	0.006		
A2	0.95	1.05		0.037	0.041		
D	11.75	12.25		0.463	0.482		
D1	9.90	10.10		0.390	0.398		
E	11.75	12.25		0.463	0.482		
E1	9.90	10.10		0.390	0.398		
L	0.45	0.75		0.018	0.030		
е	0.80	BSC		0.031	BSC		
b	0.30	0.45		0.012	0.018		
b1	0.30	0.40		0.012	0.016		
С	0.09	0.20		0.004	0.008		
c1	0.09	0.16		0.004	0.006		
Ν	44	44		44	44		
Θ	0°	7 °		0°	7 °		

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

21.6 **Package Marking Information** 40-Lead PDIP/CERDIP Example PIC17C43-25I/P L006 AABBCDE 9441CCA MICROCHIP MICROCHIP \bigcirc 40 Lead CERDIP Windowed Example XXXXXXXXXXXX PIC17C44 XXXXXXXXXXXX /JW XXXXXXXXXXXX L184 AABBCDE 9444CCT 44-Lead PLCC Example \mathcal{M} \mathcal{M} MICROCHIP MICROCHIP PIC17C42 XXXXXXXXXX ○ _{XXXXXXXXX} Ο -16I/L XXXXXXXXXX L013 AABBCDE 9445CCN 44-Lead MQFP Example \mathcal{M} \mathbf{w} XXXXXXXXXX PIC17C44 -25/PT XXXXXXXXXX XXXXXXXXXXX L247 AABBCDE 9450CAT \cap \cap 44-Lead TQFP Example \$ \mathcal{Q} PIC17C44 XXXXXXXXXXX -25/TQ XXXXXXXXXX XXXXXXXXXXX L247 AABBCDE 9450CAT \cap \cap Microchip part number information Legend: MM...M XX...X Customer specific information* AA Year code (last 2 digits of calendar year) BΒ Week code (week of January 1 is week '01') С Facility code of the plant at which wafer is manufactured C = Chandler, Arizona, U.S.A., S = Tempe, Arizona, U.S.A. D Mask revision number Е Assembly code of the plant or country of origin in which part was assembled Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information. Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond

code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

APPENDIX A: MODIFICATIONS

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- 4. 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8 \rightarrow 16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- 23. In-circuit serial programming is not implemented.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

<pre>MOVF REG1, W with: MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or MOVFP REG1, REG2 ; Addr(REG2)<20h</pre>			
MOVFP REG1, WREG Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
Replace: MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	with:		
MOVF REG1, W MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	MOVFP	REG1,	WREG
MOVWF REG2 with: MOVPF REG1, REG2 ; Addr(REG1)<20h Or	Replace:		
with: MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVF	REG1,	W
MOVPF REG1, REG2 ; Addr(REG1)<20h or	MOVWF	REG2	
or	with:		
	MOVPF	REG1,	REG2 ; Addr(REG1)<20h
MOVFP REG1, REG2 ; Addr(REG2)<20h	or		
	MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17C4X devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

^{© 1996} Microchip Technology Inc.

APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

Enhanced description of the operation of the INTSTA register.


Added note to discussion of interrupt operation.

Tightened electrical spec D110.

Corrected steps for setting up USART Asynchronous Reception.

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices



© 1996 Microchip Technology Inc.

E.2 PIC16C5X Family of Devices

				0	Clock Mer	Memory	Perip	Peripherals	Features
				CAN USE	Course will a course of the co				
		1081	to TOUSDI			(s)		., N SOL	454
	Tely	Ununs	MOL VY	- MAA MO	BOW SOUND SUNT		SUID OI	o sequent	Seberged
PIC16C52	4	384		25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512	I	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	I	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	I	24	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	ź	I	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	Ι	2K	73	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17		devices	s have	Power-Or	n Reset, selectabl	e Watch	ndog Timer, s	selectab	-amily devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

DS30412C-page 214

				Clock	Memory	ory	Ц	Peript	Peripherals	\square	Features
		CHANN CON		TOUGH IN US				\backslash			
			10000 to 10	Deter Hoto			\backslash	10 N 03	Se S		
		Lenber:		to Hou	S and		e.		and the second	SUR	Aces .
	1 Sta	-ddji	THO NO	ow isuit noted	ROULOS OW IBUIL	RUI BILI	The LIN		enor suid	AL A	asternor to state asternor
PIC16C554	20	512	80	TMR0			с	13	2.5-6.0		18-pin DIP, SOIC; 20-pin SSOP
PIC16C556	20	¥	80	TMR0	I	I	e	13	2.5-6.0	Ι	18-pin DIP, SOIC; 20-pin SSOP
PIC16C558	20	2K	128	TMR0	I	I	ო	13	2.5-6.0	I	18-pin DIP, SOIC; 20-pin SSOP
PIC16C620	20	512	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C621	20	ź	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C622	20	2K	128	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
All PIC16	3/17 Far	mily devic	ses have	Power-on	Reset,	selecta	able W	atchdo	og Timer, s	electa	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O
		2									

current capability. All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.

DS30412C-page 215

PIC16C6X Family of Devices E.4

					Clock	Me	Memory	F		ľ	Peripherals	rals			Features
			Touene		Louis M Lui Louis Louis Luis	The second	Sel 1		LI A LOC OF THE CONTRACT OF THE COLOR OF THE	LING THE	tang to	24		(SHON)	
		IT LEADER	TO A ALI	MO ₂	OON IOUN ERC	YOM IBUI	183	e ist.	ited in the second		S ON IS	58 58 58 58 78 78 78 78 78 78 78 78 78 78 78 78 78	et of		Saleson out
PIC16C62	20	2K	Ι	128	TMR0, TMR1, TMR2	IR2	1 SPI,	SPI/I ² C	1	7	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	IR2	1 SPI,	SPI/I ² C		~	52	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20	Ι	2K	128	TMR0, TMR1, TMR2		1 SPI	SPI/I ² C		7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63	20	44 A	Ι	192	TMR0, TMR1, TMR2		2 SPI/I ² C, USART	l1²C, \RT		10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16CR63 ⁽¹⁾	20	I	¥	192	TMR0, TMR1, TMR2		2 SPI/I ² C USART	SPI/I ² C, USART		10	52	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	Ι	128	TMR0, TMR1, TMR2	IR2	1 SPI	SPI/I ² C	Yes	ω	33	3.0-6.0	Yes		40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K	Ι	128	TMR0, TMR1, TMR2		1 SPI	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	Ι	2K	128	TMR0, TMR1, TMR2		1 SPI	SPI/I ² C	Yes	ω	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20	4K	Ι	192	TMR0, TMR1, TMR2		2 SPI/I ² C, USART		Yes	11	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K	I	192	TMR0, TMR1, TM	TMR2	2 SPI/I ² C, USART		Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 ⁽¹⁾	20	Ι	4K	192	TMR0, TMR1, TMR2		2 SPI/I ² C, USART		Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PI All PI	C16/17 C16C6	' family X fami	y devic ily dev	ses hav ices us	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable (All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7	Reset gramr	t, selec 1ing wit	table V th cloc	Vatchc k pin F	dog Tir ≷B6 ar	ner, st nd dat:	electable c a pin RB7.	sode pi	rotect,	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability. All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.


DS30412C-page 216

PIC16C7X Family of Devices


E.5

Clock Memory Peripherals Features Clock Memory Peripherals Features Clock Memory Peripherals Features Features Clock Memory Clock Memor	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	TMR0 — — — 4 4 13 3.0-6.0 Yes — 18-pin DIP, SOIC	IMR0 4 4 13 3.0-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP 20-pi	TMR0, 1 SPI/I ² C - 5 8 22 2.5-6.0 Yes 28-pin SDIP, SOIC, SSOP TMR1, TMR2 - 5 8 22 2.5-6.0 Yes 28-pin SDIP, SOIC, SSOP	TMR0, 2 SPI/I ² C, - 5 11 22 3.0-6.0 Yes - 28-pin SDIP, SOIC TMR1, TMR2 USART	TMR0, 2 SPI/I ² C, 5 11 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC TMR1, TMR2 USART	TMR0, 2 SPI/I ² C, Yes 8 12 33 3.0-6.0 Yes - 40-pin DIP; TMR1, TMR2 USART 12 33 3.0-6.0 Yes - 40-pin DIP;	TMR0, 2 SPI/I ² C, Yes 8 12 33 2.5-6.0 Yes 40-pin DIP; TMR1, TMR2 USART 12 33 2.5-6.0 Yes 44-pin PLCC, MQFP, TQFP	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
C C C C C C C C C C C C C C C C C C C	TMR0	TMR0	TMR0	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	TMR0, TMR1, TM	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable c capability.
-10 TOLISTO	36 044	36	89	128	192	192	192	192	y device
	512 512	ź	Ϋ́	2K	44 A	4 K	4K	4 K	⁷ Family
	20 10	20	20	20	20	20	20	20	C16/17 vility.
	PIC16C710	PIC16C71	PIC16C711	PIC16C72	PIC16C73	PIC16C73A ⁽¹⁾	PIC16C74	PIC16C74A ⁽¹⁾	All PIC16/ capability.

E.6 **PIC16C8X Family of Devices**



÷ Note



E.7 <u>PIC16C9XX Family Of Devices</u>

E.8 PIC17CXX Family of Devices

					Clock	Memory	ry	Pe	Peripherals	als				Features
				2, rolifeted	SPI									
			-Touone	× vot	AN LICITOR	(s)			Idy Sol	FICHIN	Stop,	sa	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	\$10130113C
	No.	Y LUNUITO	NOL CHI	MO2 NO2	TOOM FOLLING			A STER STREET	HII EULOXII	os tonitation was	5 101 101 101 101 101 101 101 101 101 10	Setton Sutt	Ley MAN	Sector 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,
PIC17C42	25	2K	Ι	232	TMR0,TMR1, TMR2,TMR3	2 2	Yes	I	Yes	£	33	4.5-5.5	55	40-pin DIP; 44-pin PLCC, MQFP
PIC17C42A	25	2K	1	232	TMR0,TMR1, TMR2,TMR3	2 2	Yes	Yes	Yes	£	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17CR42	25	I	2K	232	TMR0,TMR1, TMR2,TMR3	2 2	Yes	Yes	Yes	£	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17C43	25	,	Ι	454	TMR0,TMR1, TMR2,TMR3	2 2	Yes	Yes	Yes	5	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17CR43	25	Ι	4 ¥	454	TMR0,TMR1, TMR2,TMR3	2 2	Yes	Yes	Yes		33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17C44	25	æ		454	TMR0,TMR1, TMR2,TMR3	2	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
All F	PIC16/1	17 Fan	nily de	vices ha	ave Power-on R	eset, a	selectable	Watche	dog Tin	ier, sel	ectabl	e code pro	tect a	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIN COMPATIBILITY

Devices that have the same package type and VDD, VSS and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin

TABLE E-1: PIN COMPATIBLE DEVICES

NOTES:

APPENDIX F: ERRATA FOR PIC17C42 SILICON

The PIC17C42 devices that you have received have the following anomalies. At present there is no intention for future revisions to the present PIC17C42 silicon. If these cause issues for the application, it is recommended that you select the PIC17C42A device.

Note: New designs should use the PIC17C42A.

 When the Oscillator Start-Up Timer (OST) is enabled (in LF or XT oscillator modes), any interrupt that wakes the processor may cause a WDT reset. This occurs when the WDT is greater than or equal to 50% time-out period when the SLEEP instruction is executed. This will not occur in either the EC or RC oscillator modes.

Work-arounds

- Always ensure that the CLRWDT instruction is executed before the WDT increments past 50% of the WDT period. This will keep the "false" WDT reset from occurring.
- b) When using the WDT as a normal timer (WDT disabled), ensure that the WDT is less than or equal to 50% time-out period when the SLEEP instruction is executed. This can be done by monitoring the TO bit for changing state from set to clear. Example 1 shows putting the PIC17C42 to sleep.

EXAMPLE F-1: PIC17C42 TO SLEEP

BTFSS	CPUSTA,	TO	;	TO = 0?
CLRWDT			;	YES, WDT = 0
BTFSC	CPUSTA,	то	;	WDT rollover?
GOTO	LOOP		;	NO, Wait
SLEEP			;	YES, goto Sleep
	CLRWDT BTFSC GOTO	CLRWDT BTFSC CPUSTA, GOTO LOOP	CLRWDT BTFSC CPUSTA, TO GOTO LOOP	BTFSC CPUSTA, TO ; GOTO LOOP ;

2. When the clock source of Timer1 or Timer2 is selected to external clock, the overflow interrupt flag will be set twice, once when the timer equals the period, and again when the timer value is reset to 0h. If the latency to clear TMRxIF is greater than the time to the next clock pulse, no problems will be noticed. If the latency is less than the time to the next timer clock pulse, the interrupt will be serviced twice.

Work-arounds

- a) Ensure that the timer has rolled over to 0h before clearing the flag bit.
- b) Clear the timer in software. Clearing the timer in software causes the period to be one count less than expected.

Design considerations

The device must not be operated outside of the specified voltage range. An external reset circuit must be used to ensure the device is in reset when a brown-out occurs or the VDD rise time is too long. Failure to ensure that the device is in reset when device voltage is out of specification may cause the device to lock-up and ignore the $\overline{\text{MCLR}}$ pin. NOTES:

INDEX

Α

ADDLW	
ADDWF	
ADDWFC	
ALU	9
ALU STATUS Register (ALUSTA)	
ALUSTA	
ALUSTA Register	
ANDLW	113
ANDWF	
Application Notes	
AN552	
Assembler	
Asynchronous Master Transmission	
Asynchronous Transmitter	

В

Bank Select Register (BSR) 42
Banking
Baud Rate Formula
Baud Rate Generator (BRG)86
Baud Rates
Asynchronous Mode88
Synchronous Mode87
BCF
Bit Manipulation108
Block Diagrams
On-chip Reset Circuit15
PIC17C4210
PORTD
PORTE
PWM75
RA0 and RA153
RA2 and RA354
RA4 and RA554
RB3:RB2 Port Pins56
RB7:RB4 and RB1:RB0 Port Pins55
RC7:RC0 Port Pins58
Timer3 with One Capture and One Period Register 78
TMR1 and TMR2 in 16-bit Timer/Counter Mode74
TMR1 and TMR2 in Two 8-bit Timer/Counter Mode 73
TMR3 with Two Capture Registers79
WDT104
BORROW9
BRG
Brown-out Protection
BSF115
BSR
BSR Operation
BTFSC
BTFSS
BTG

С

72
71
71

CA1IE	23
CA1IF	24
CA10VF	72
CA2ED0	71
CA2ED1	71
CA2H	20, 35
CA2IE	23, 78
CA2IF	24, 78
CA2L	20, 35
CA2OVF	
Calculating Baud Rate Error	86
CALL	39, 117
Capacitor Selection	
Ceramic Resonators	101
Crystal Oscillator	101
Capture	
Capture Sequence to Read Example	78
Capture1	
Mode	71
Overflow	72
Capture2	
Mode	71
Overflow	
Carry (C)	
Ceramic Resonators	
Circular Buffer	
Clearing the Prescaler	
Clock/Instruction Cycle (Figure)	
Clocking Scheme/Instruction Cycle (Section)	
CLRF	
CLRWDT	
Code Protection	
COMF	118
Configuration	
Bits	
Locations	
Oscillator	
Word	
CPFSEQ	-
CPFSGT	
CPFSLT	
CPU STATUS Register (CPUSTA)	37
CPUSTA	
CREN	-
Crystal Operation, Overtone Crystals	
Crystal or Ceramic Resonator Operation	
Crystal Oscillator	
CSRC	83

D

Data Memory	
GPR	
Indirect Addressing	
Organization	
SFR	
Transfer to Program Memory	43
DAW	
DC	9, 36
DDRB	19, 34, 55
DDRC	19, 34, 58
DDRD	19, 34, 60
DDRE	19, 34, 62
DECF	
DECFSNZ	
DECFSZ	

 $\ensuremath{\textcircled{}^{\odot}}$ 1996 Microchip Technology Inc.

Delay From External Clock Edge	68
Development Support	
Development Tools	
Device Drawings	
44-Lead Plastic Surface Mount (MQFP	
10x10 mm Body 1.6/0.15 mm Lead Form)	
DIGIT BORROW	9
Digit Carry (DC)	9
Duty Cycle	75

Ε

Electrical Characteristics PIC17C42
Absolute Maximum Ratings
Capture Timing159 CLKOUT and I/O Timing156
DC Characteristics
External Clock Timing
Memory Interface Read Timing
Memory Interface Write Timing
PWM Timing159
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer
Timer0 Clock Timings
Timer1, Timer2 and Timer3 Clock Timing
USART Module, Synchronous Receive
USART Module, Synchronous Transmission 160
PIC17C43/44
Absolute Maximum Ratings
Capture Timing
CLKOUT and I/O Timing
DC Characteristics
External Clock Timing184
Memory Interface Read Timing191
Memory Interface Write Timing
Parameter Measurement Information
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer Timing
Timer0 Clock Timing187
Timer1, Timer2 and Timer3 Clock Timing 187
Timing Parameter Symbology182
USART Module Synchronous Receive
Timing189
USART Module Synchronous Transmission
Timing189
EPROM Memory Access Time Order Suffix
Extended Microcontroller
Extended Microcontroller Mode
External Memory Interface
External Program Memory Waveforms

F

Family of Devices	6
PIC14000	
PIC16C5X	214
PIC16CXXX	
PIC16C6X	216
PIC16C7X	217
PIC16C8X	
PIC16C9XX	219
PIC17CXX	
FERR	
FOSC0	

FOSC1	
FS0	36
FS1	36
FS2	36
FS3	36
FSR0	34, 40
FSR1	
Fuzzy Logic Dev. System (fuzzyTECH [®] -MP)	143, 145

G

General Format for Instructions		
General Purpose RAM		
General Purpose RAM Bank		
General Purpose Register (GPR)		
GEINTD		
GPR (General Purpose Register)		
Graphs		. 52
юнарно Іон vs. Voн, Vdd = 3V	170	200
IOH vs. VOH, VDD = $5V$		
IOL vs. VOL, $VDD = 3V$		
IOL vs. VOL, VDD = 5V		
Maximum IDD vs. Frequency	,	
(External Clock 125°C to -40°C)	167,	197
Maximum IPD vs. VDD Watchdog Disabled	168,	198
Maximum IPD vs. VDD Watchdog Enabled		
RC Oscillator Frequency vs.		
VDD (Cext = 100 pF)	164,	194
RC Oscillator Frequency vs.		
VDD (Cext = 22 pF)	164,	194
RC Oscillator Frequency vs.		
VDD (Cext = 300 pF)		
Transconductance of LF Oscillator vs.VDD		
Transconductance of XT Oscillator vs. VDD	166,	196
Typical IDD vs. Frequency		
(External Clock 25°C)		
Typical IPD vs. VDD Watchdog Disabled $25^{\circ}C$.		
Typical IPD vs. VDD Watchdog Enabled 25°C		
Typical RC Oscillator vs. Temperature	163,	193
VTH (Input Threshold Voltage) of I/O Pins vs.		
VDD	172,	202
VTH (Input Threshold Voltage) of OSC1 Input		
(In XT, HS, and LP Modes) vs. VDD	173,	203
VTH, VIL of MCLR, T0CKI and OSC1		
(In RC Mode) vs. VDD		
WDT Timer Time-Out Period vs. VDD	170,	200

Н

Hardware Multiplier	 49
i la analo manpion	

I

I/O Ports	
Bi-directional	64
I/O Ports	53
Programming Considerations	64
Read-Modify-Write Instructions	64
Successive Operations	64
INCF	123
INCFSNZ	124
INCFSZ	123
INDF0	34, 40
INDF1	34, 40

Indirect Addressing	
Indirect Addressing	
Registers40	
Initialization Conditions For Special Function Registers 19	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD60	
Initializing PORTE	
Instruction Flow/Pipelining14 Instruction Set	
ADDLW	
ADDWF	
ADDWFC113	
ANDLW113	
ANDWF	
BCF	
BSF	
BTFSS	
BTG	
CALL	
CLRF 117	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
DAW	
DECF	
DECFSNZ 122	
DECFSZ 121	
GOTO	
INCF	
INCESZ	
IORLW	
IORWF 125	
LCALL	
MOVFP	
MOVLB	
MOVLR	
MOVER	
MOVWF	
MULLW129	
MULWF	
NEGW	
NOP	
RETLW	
RETURN	
RLCF 132	
RLNCF	
RRCF	
RRNCF	
SETF	
SUBLW	
SUBWF	
SUBWFB 136	
SWAPF	
TABLRD	
TABLWT	
TLWT	

TSTFSZ	140
XORLW	141
XORWF	141
Instruction Set Summary	107
NT Pin	
NTE	22
NTEDG	38, 67
Interrupt on Change Feature	55
Interrupt Status Register (INTSTA)	
Interrupts	
Context Saving	27
Flag bits	
TMR1IE	21
TMR1IF	21
TMR2IE	21
TMR2IF	21
TMR3IE	21
TMR3IF	21
Interrupts	
Logic	21
Operation	
Peripheral Interrupt Enable	
Peripheral Interrupt Request	
PWM	
Status Register	22
Table Write Interaction	
Timing	
Vectors	
Peripheral Interrupt	
RA0/INT Interrupt	
T0CKI Interrupt	
TMR0 Interrupt	
Vectors/Priorities	
Wake-up from SLEEP	105
NTF	
NTSTA	
NTSTA Register	
ORLW	
ORWF	
	-

L

LCALL	
Long Writes	

М

Memory	
External Interface	31
External Memory Waveforms	31
Memory Map (Different Modes)	30
Mode Memory Access	30
Organization	29
Program Memory	29
Program Memory Map	29
Microcontroller	29
Microprocessor	29
Minimizing Current Consumption	106
MOVFP	126
MOVLB	126
MOVLR	127
MOVLW	127
MOVPF	128
MOVWF	128
MPASM Assembler	143, 144

MP-C C Compiler	145
MPSIM Software Simulator	
MULLW	129
Multiply Examples	
16 x 16 Routine	50
16 x 16 Signed Routine	51
8 x 8 Routine	49
8 x 8 Signed Routine	49
MULWF	129

Ν

NEGW)
NOP 130	`
NOP	'

0

OERR	84
Opcode Field Descriptions	107
OSC Selection	
Oscillator	
Configuration	100
Crystal	
External Clock	101
External Crystal Circuit	102
External Parallel Resonant Crystal Circuit	102
External Series Resonant Crystal Circuit	102
RC	
RC Frequencies	165, 195
Oscillator Start-up Time (Figure)	
Oscillator Start-up Timer (OST)	15, 99
OST	
OV	
Overflow (OV)	9

Ρ

Package Marking Information	
Packaging Information	
Parameter Measurement Information	
PC (Program Counter)	
PCH	
PCL	34, 41, 108
PCLATH	
PD	
PEIE	
PEIF	
Peripheral Bank	
Peripheral Interrupt Enable	23
Peripheral Interrupt Request (PIR)	24
PICDEM-1 Low-Cost PIC16/17 Demo Board	143, 144
PICDEM-2 Low-Cost PIC16CXX Demo Board	143, 144
PICDEM-3 Low-Cost PIC16C9XXX Demo Boar	d144
PICMASTER [®] RT In-Circuit Emulator	
PICSTART [®] Low-Cost Development System	
PIE	
Pin Compatible Devices	
PIR	
PM0	
PM1	
POP	
POR	
PORTA	19, 34, 53
PORTB	19, 34, 55
PORTC	19, 34, 58

PORTD			
PORTE	19,	34,	62
Power-down Mode		1	05
Power-on Reset (POR)			
Power-up Timer (PWRT)			
PR1			
PR2			
PR3/CA1H			
PR3/CA1L			
PR3H/CA1H			
PR3L/CA1L			
Prescaler Assignments	•••••		69
PRO MATE [®] Universal Programmer			
PRODH			
PRODL			
Program Counter (PC)	•••••		41
Program Memory			
External Access Waveforms			
External Connection Diagram			31
Мар			29
Modes			
Extended Microcontroller			29
Microcontroller			
Microprocessor			
Protected Microcontroller			
Operation			
Organization			
Transfers from Data Memory			
Protected Microcontroller			
PS0			
PS1			
PS2			
PS3			
PUSH			
PW1DCH		20,	35
PW1DCL		20,	35
PW2DCH			
PW2DCL		20,	35
PWM		71,	75
Duty Cycle			76
External Clock Source			
Frequency vs. Resolution			
Interrupts			
Max Resolution/Frequency for External			
Clock Input			77
Output			
Periods			
PWM1			
PWM10N			
PWM2			
PWM2ON			
PWRT		15,	99

R

RA1/T0CKI pin	
RBIE	
RBIF	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RCIE	
RCIF	
RCREG	19, 34, 91, 92, 96, 97
RCSTA	
Reading 16-bit Value	

Reading Olation and Ocated Reading and
Receive Status and Control Register
Register File Map
Registers
ALUSTA
BRG86
BSR27
CPUSTA
File Map
FSR0 40
FSR1 40
INDF0 40
INDF1 40
INTSTA
PIE
PIR
RCSTA
Special Function Table
TOSTA
TCON1
TCON2
TMR1
TMR2
TMR2
TXSTA
WREG
Reset
Section
Time-Out in Various Situations
Time-Out Sequence
RETFIE
RETLW
RETURN
RLCF
RLNCF
RRCF
RRNCF
RX Pin Sampling Scheme91
RX9
RX9D

S

108
9
145
19, 34, 92, 96, 98
29, 32, 34, 108

SWAPF	
SYNC	
Synchronous Master Mode	93
Synchronous Master Reception	
Synchronous Master Transmission	
Synchronous Slave Mode	

Т

TOCKI Pin	26
TOCKIE	22
TOCKIF	22
TOCS	
T0IE	22
T0IF	22
TOSE	
TOSTA	
T16	
Table Latch	
Table Pointer	40
Table Read	
Example	
Section	
Table Reads Section	
TABLRD Operation	
Timing	
TLRD	
TLRD Operation	
Table Write	
Code	40
Interaction	-
Section	
TABLWT Operation	
Terminating Long Writes	
Timing	
TLWT Operation	
To External Memory	
To Internal Memory	
TABLRD	.44, 137, 138
TABLRD TABLWT	.44, 137, 138 .43, 138, 139
TABLRD	.44, 137, 138 .43, 138, 139
TABLRD TABLWT	.44, 137, 138 .43, 138, 139 40
TABLRD TABLWT TBLATH	.44, 137, 138 .43, 138, 139 40 40
TABLRD TABLWT TBLATH TBLATL	.44, 137, 138 .43, 138, 139 40 40 40 34, 40
TABLRD TABLWT TBLATH TBLATL TBLPTRH	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40
TABLRD TABLWT TBLATH TBLATL TBLPTRH TBLPTRL	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71
TABLRD TABLWT TBLATH TBLATL TBLPTRH TBLPTRL TCLK12	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71
TABLRD TABLWT TBLATH TBLATL TBLPTRH TBLPTRL TCLK12 TCLK3	.44, 137, 138 .43, 138, 139 40 34, 40 34, 40 71 71 71
TABLRD TABLWT TBLATH TBLATL TBLPTRH TBLPTRL TCLK12 TCON1 TCON2	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 20, 35 20, 35
TABLRD TABLWT TBLATH TBLATL TBLPTRH TCLK12 TCLK3 TCON1 TCON2 Terminating Long Writes	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 20, 35 45
TABLRD TABLWT TBLATH TBLATL TBLPTRH TCLK12 TCLK3 TCON1 TCON2 Terminating Long Writes Time-Out Sequence	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 20, 35 45 16
TABLRD TABLWT TBLATH TBLATL TBLPTRH TCLK12 TCON1 TCON2 Terminating Long Writes Time-Out Sequence Timer Resources	.44, 137, 138 .43, 138, 139 40 34, 40 34, 40 71 71 71 20, 35 20, 35 45 65
TABLRD TABLWT TBLATH TBLATL TBLPTRH TCLK12 TCLK3 TCON1 TCON2 Terminating Long Writes Time-Out Sequence	.44, 137, 138 .43, 138, 139 40 34, 40 34, 40 71 71 71 20, 35 20, 35 45 65
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 20, 35 45 16 65 67 74 71
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 65 67 74 71 72
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 65 67 74 71 72
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 65 67 74 71 72 71, 73
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 74 74
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71, 53 71, 73 71, 73
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 71 74 71
TABLRD	.44, 137, 138 .43, 138, 139 40 40 34, 40 34, 40 71 71 71 71 71 71 71 74 71
TABLRD	.44, 137, 138 .43, 138, 139 40 40 40 40 40 40 40 40 40 40 40 71
TABLRD	.44, 137, 138 .43, 138, 139 .40,40
TABLRD	.44, 137, 138 .43, 138, 139 .40,40

Asynchronous Master Transmission90
Asynchronous Reception92
Back to Back Asynchronous Master Transmission 90
Interrupt (INT, TMR0 Pins)26
PIC17C42 Capture159
PIC17C42 CLKOUT and I/O156
PIC17C42 Memory Interface Read162
PIC17C42 Memory Interface Write161
PIC17C42 PWM Timing159
PIC17C42 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C42 Timer0 Clock
PIC17C42 Timer1, Timer2 and Timer3 Clock 158
PIC17C42 USART Module, Synchronous
Receive
PIC17C42 USART Module, Synchronous
Transmission
PIC17C43/44 Capture Timing
PIC17C43/44 CLKOUT and I/O
PIC17C43/44 External Clock
PIC17C43/44 Memory Interface Read
PIC17C43/44 Memory Interface Write
PIC17C43/44 PWM Timing
PIC17C43/44 RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C43/44 Timer0 Clock
PIC17C43/44 Timer1, Timer2 and Timer3 Clock 187
PIC17C43/44 USART Module Synchronous
Receive
PIC17C43/44 USART Module Synchronous
Transmission189
Synchronous Reception95
Synchronous Transmission94
Synchronous Transmission
Table Read48
Table Read 48 Table Write 46
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 105
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLWT 43, 140 TMR0 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 69 Clock Timing 158
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 69 Clock Timing 158 Module 68
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 Clock Timing 158 Module 68 Operation 68 Overview 65
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing158Module68Operation68Overview65Prescaler Assignments69Read/Write Considerations69Read/Write in Timer Mode70
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMP 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38
Table Read48Table Write46TMR068, 69TMR0 Read/Write in Timer Mode70TMR1, TMR2, and TMR3 in External Clock Mode80TMR1, TMR2, and TMR3 in Timer Mode81Wake-Up from SLEEP105Timing Diagrams and Specifications155Timing Parameter Symbology153TLRD44, 139TLWT43, 140TMR016-bit Read16-bit Read6916-bit Write69Clock Timing158Module68Operation68Overview65Prescaler Assignments69Read/Write Considerations69Read/Write in Timer Mode70Timing68, 69TMR0 STATUS/Control Register (T0STA)38
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMP 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMP 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write In Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMP 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMR0 44, 139 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write In Timer Mode 70 Timing 68, 69 TMR0 STATUS/Control Register (TOSTA) 38 TMR0L 34 TMR0L 34 TMR0L 34
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 Timing Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write In Timer Mode 70 Timing 68, 69 TMRO STATUS/Control Register (TOSTA) 38 TMROL 34 TMROL 34 <
Table Read 48 Table Write 46 TMR0 68, 69 TMR0 Read/Write in Timer Mode 70 TMR1, TMR2, and TMR3 in External Clock Mode 80 TMR1, TMR2, and TMR3 in Timer Mode 81 Wake-Up from SLEEP 105 Timing Diagrams and Specifications 155 TIMIN Parameter Symbology 153 TLRD 44, 139 TLWT 43, 140 TMR0 16-bit Read 69 16-bit Read 69 16-bit Write 69 Clock Timing 158 Module 68 Operation 68 Overview 65 Prescaler Assignments 69 Read/Write Considerations 69 Read/Write in Timer Mode 70 Timing 68, 69 TMR0 38 TMR0L 34 TMR0L 34 TMR0L 34 TMR0L 73 S-bit Mode 73 External Clock Input 73 External Clock Input<

Using with PWM	
TMR1CS	71
TMR1IE	
TMR1IF	
TMR1ON	
TMR2	
8-bit Mode	- /
External Clock Input	
In Timer Mode	
Timing in External Clock Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2CS	
TMR2IE	
TMR2IE	-
TMR20P	
TMR2ON	
Dual Capture1 Register Mode	70
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Reg	
Reading/Writing	
Timing in External Clock Mode	
TMR3CS	,
TMR3H	- /
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register .	
TRMT	
TSTFSZ	
Turning on 16-bit Timer	
ТХ9	
TX9d	
TXEN	
TXIE	
TXIF	
TXREG	
TXSTA	19, 34, 92, 96, 98

U

Upward Compatibility	5
Asynchronous Master Transmission	90
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	86
Synchronous Master Mode	93
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97
Synchronous Slave Transmit	97

W

Wake-up from SLEEP	105
Nake-up from SLEEP Through Interrupt	105
Natchdog Timer	103

WDT	
Clearing the WDT	
Normal Timer	
Period	
Programming Considerations	
WDTPS0	
WDTPS1	
WREG	
Programming Considerations WDTPS0 WDTPS1	

Χ

XORLW	41
XORWF 14	41

Ζ

Z	
Zero (Z)9	

LIST OF EXAMPLES

Example 3-1:	Signed Math	٥
Example 3-1:	Instruction Pipeline Flow	
•		
Example 5-1:	Saving STATUS and WREG in RAM	
Example 6-1:	Indirect Addressing	
Example 7-1:	Table Write	46
Example 7-2:	Table Read	48
Example 8-1:	8 x 8 Multiply Routine	49
Example 8-2:	8 x 8 Signed Multiply Routine	49
Example 8-3:	16 x 16 Multiply Routine	
Example 8-4:	16 x 16 Signed Multiply Routine	51
Example 9-1:	Initializing PORTB	57
Example 9-2:	Initializing PORTC	58
Example 9-3:	Initializing PORTD	
Example 9-4:	Initializing PORTE	
Example 9-5:	Read Modify Write Instructions on an	
	I/O Port	64
Example 11-1:	16-Bit Read	69
	16-Bit Write	
	Sequence to Read Capture Registers.	
	Writing to TMR3	
	Reading from TMR3	
	Calculating Baud Rate Error	
	PIC17C42 to Sleep	

LIST OF FIGURES

Figure 3-1:	PIC17C42 Block Diagram	10
Figure 3-2:	PIC17CR42/42A/43/R43/44 Block	
	Diagram	11
Figure 3-3:	Clock/Instruction Cycle	14
Figure 4-1:	Simplified Block Diagram of On-chip	
	Reset Circuit	15
Figure 4-2:	Time-Out Sequence on Power-Up	
	(MCLR Tied to VDD)	17
Figure 4-3:	Time-Out Sequence on Power-Up	
	(MCLR NOT Tied to VDD)	
Figure 4-4:	Slow Rise Time (MCLR Tied to VDD)	
Figure 4-5:	Oscillator Start-Up Time	
Figure 4-6:	Using On-Chip POR	18
Figure 4-7:	Brown-out Protection Circuit 1	18
Figure 4-8:	PIC17C42 External Power-On Reset	
	Circuit (For Slow VDD Power-Up)	
Figure 4-9:	Brown-out Protection Circuit 2	
Figure 5-1:	Interrupt Logic	21
Figure 5-2:	INTSTA Register (Address: 07h,	
	Unbanked)	
Figure 5-3:	PIE Register (Address: 17h, Bank 1)	
Figure 5-4:	PIR Register (Address: 16h, Bank 1)	
Figure 5-5:	INT Pin / T0CKI Pin Interrupt Timing	
Figure 6-1:	Program Memory Map and Stack	
Figure 6-2:	Memory Map in Different Modes	30
Figure 6-3:	External Program Memory Access	
	Waveforms	31
Figure 6-4:	Typical External Program Memory	
	Connection Diagram	
Figure 6-5:	PIC17C42 Register File Map	33
Figure 6-6:	PIC17CR42/42A/43/R43/44 Register	
	File Map	33
Figure 6-7:	ALUSTA Register (Address: 04h,	
	Unbanked)	36
Figure 6-8:	CPUSTA Register (Address: 06h,	
	Unbanked)	37
Figure 6-9:	T0STA Register (Address: 05h,	
	Unbanked)	
Figure 6-10:	Indirect Addressing	
Figure 6-11:	Program Counter Operation	41

Figure 6-12:	Program Counter using The CALL and
Figure 6-13:	GOTO Instructions
Figure 7-1:	TLWT Instruction Operation43
Figure 7-2:	TABLWT Instruction Operation
Figure 7-3:	TLRD Instruction Operation
Figure 7-4:	TABLRD Instruction Operation
Figure 7-5:	TABLWT Write Timing
Figure 7-6:	(External Memory) 46 Consecutive TABLWT Write Timing
	(External Memory)47
Figure 7-7:	TABLRD Timing48
Figure 7-8:	TABLRD Timing (Consecutive TABLRD
0	Instructions)
Figure 9-1:	RA0 and RA1 Block Diagram53
Figure 9-2:	RA2 and RA3 Block Diagram
Figure 9-3:	RA4 and RA5 Block Diagram54
Figure 9-4:	Block Diagram of RB<7:4> and RB<1:0> Port Pins
Figuro 0 5:	Block Diagram of RB3 and RB2 Port Pins56
Figure 9-5:	
Figure 9-6:	Block Diagram of RC<7:0> Port Pins
Figure 9-7:	PORTD Block Diagram
	(in I/O Port Mode)60
Figure 9-8:	PORTE Block Diagram
	(in I/O Port Mode)
Figure 9-9:	Successive I/O Operation
Figure 11-1:	T0STA Register (Address: 05h,
riguio i i i.	Unbanked)
Figure 11-2:	Timer0 Module Block Diagram
0	
Figure 11-3:	TMR0 Timing with External Clock
	(Increment on Falling Edge)68
Figure 11-4:	TMR0 Timing: Write High or Low Byte 69
Figure 11-5:	TMR0 Read/Write in Timer Mode70
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3) 71
Figure 12-2:	TCON2 Register (Address: 17h, Bank 3) 72
Figure 12-3:	Timer1 and Timer2 in Two 8-bit
0	Timer/Counter Mode73
Figure 12-4:	TMR1 and TMR2 in 16-bit Timer/Counter
1 iguie 12 4.	
	Mode74
Figure 12-5:	Mode
Figure 12-5: Figure 12-6:	Mode74Simplified PWM Block Diagram75PWM Output75
Figure 12-5:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and One
Figure 12-5: Figure 12-6: Figure 12-7:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78
Figure 12-5: Figure 12-6:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture Registers
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79
Figure 12-5: Figure 12-6: Figure 12-7:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation in
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 76 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation in
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 76 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	Mode 74 Simplified PWM Block Diagram 75 PWM Output 75 Timer3 with One Capture and One 76 Period Register Block Diagram 78 Timer3 with Two Capture Registers 80 Block Diagram 79 TMR1, TMR2, and TMR3 Operation in 80 TMR1, TMR2, and TMR3 Operation in 81
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)84
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90Asynchronous Master Transmission
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90(Back to Back)90
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90Asynchronous Master Transmission90RX Pin Sampling Scheme91
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-7: Figure 13-8:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Reception92
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-7: Figure 13-8:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Transmission94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Transmission94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Transmission94Synchronous Reception (Master Mode,94
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-2: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit.85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Reception94Synchronous Reception (Master Mode,85SREN)95
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 13-1: Figure 13-2: Figure 13-2: Figure 13-3: Figure 13-6: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11: Figure 14-1:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Transmission94Synchronous Reception (Master Mode,87SREN)9595Configuration Word99
Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-2: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9: Figure 13-10: Figure 13-11:	Mode74Simplified PWM Block Diagram75PWM Output75Timer3 with One Capture and OnePeriod Register Block Diagram78Timer3 with Two Capture RegistersBlock Diagram79TMR1, TMR2, and TMR3 Operation inExternal Clock Mode80TMR1, TMR2, and TMR3 Operation inTimer Mode81TXSTA Register (Address: 15h, Bank 0)83RCSTA Register (Address: 13h, Bank 0)84USART Transmit.85USART Receive85Asynchronous Master Transmission90RX Pin Sampling Scheme91Asynchronous Transmission94Synchronous Reception94Synchronous Reception (Master Mode,85SREN)95

Figure 14-3:	Crystal Operation, Overtone Crystals	
	(XT OSC Configuration)	101
Figure 14-4:	External Clock Input Operation	
	(EC OSC Configuration)	101
Figure 14-5:	External Parallel Resonant Crystal	
	Oscillator Circuit	102
Figure 14-6:	External Series Resonant Crystal	
	Oscillator Circuit	102
Figure 14-7:	RC Oscillator Mode	
Figure 14-8:	Watchdog Timer Block Diagram	104
Figure 14-9:	Wake-up From Sleep Through Interrupt	105
Figure 15-1:	General Format for Instructions	108
Figure 15-2:	Q Cycle Activity	
Figure 17-1:	Parameter Measurement Information	
Figure 17-2:	External Clock Timing	155
Figure 17-3:	CLKOUT and I/O Timing	
Figure 17-4:	Reset, Watchdog Timer,	
i igui e i i ii	Oscillator Start-Up Timer and	
	Power-Up Timer Timing	157
Figure 17-5:	Timer0 Clock Timings	
Figure 17-6:	Timer1, Timer2, And Timer3 Clock	150
Figure 17-0.	Timings	150
Figure 17-7:	Capture Timings	
Figure 17-8:	PWM Timings	159
Figure 17-9:	USART Module: Synchronous	
	Transmission (Master/Slave) Timing	160
Figure 17-10	,	
	(Master/Slave) Timing	
Figure 17-11		
Figure 17-12	: Memory Interface Read Timing	162
Figure 18-1:	Typical RC Oscillator Frequency	
	vs. Temperature	163
Figure 18-2:	Typical RC Oscillator Frequency	
-	vs. VDD	164
Figure 18-3:	Typical RC Oscillator Frequency	
0	vs. VDD	164
Figure 18-4:	Typical RC Oscillator Frequency	
0	vs. VDD	165
Figure 18-5:	Transconductance (gm) of LF Oscillator	
J	vs. VDD	166
Figure 18-6:	Transconductance (gm) of XT Oscillator	
	vs. VDD	166
Figure 18-7:	Typical IDD vs. Frequency (External	
rigulo lo l.	Clock 25°C)	167
Figure 18-8:	Maximum IDD vs. Frequency (External	107
Figure 10-0.		167
Figure 19 0:	Clock 125°C to -40°C)	107
Figure 18-9:	Typical IPD vs. VDD Watchdog	400
Einung 40 40	Disabled 25°C	100
Figure 18-10		400
	Disabled	168
Figure 18-11		
	Enabled 25°C	169
Figure 18-12	: Maximum IPD vs. VDD Watchdog	
	Enabled	
Figure 18-13	: WDT Timer Time-Out Period vs. VDD	170
Figure 18-14	: IOH vs. VOH, VDD = 3V	170
Figure 18-15	: IOH vs. VOH, VDD = 5V	171
Figure 18-16		
Figure 18-17		
Figure 18-18		
3	I/O Pins (TTL) vs. VDD	172
Figure 18-19		
. iguto 10-19	VDD	173
Figure 18-20		115
- igure 10-20		172
Figure 10.4	Input (In XT and LF Modes) vs. VDD	
Figure 19-1:	Parameter Measurement Information	103

Figure 19-2:	External Clock Timing 184
Figure 19-3:	CLKOUT and I/O Timing 185
Figure 19-4:	Reset, Watchdog Timer,
riguio io 4.	Oscillator Start-Up Timer, and
-	Power-Up Timer Timing
Figure 19-5:	Timer0 Clock Timings 187
Figure 19-6:	Timer1, Timer2, and Timer3 Clock
	Timings
Figure 19-7:	Capture Timings 188
Figure 19-8:	PWM Timings
Figure 19-9:	USART Module: Synchronous
rigule 13-3.	
E'	Transmission (Master/Slave) Timing 189
Figure 19-10:	USART Module: Synchronous
	Receive (Master/Slave) Timing 189
Figure 19-11:	Memory Interface Write Timing
	(Not Supported in PIC17LC4X Devices) 190
Figure 19-12:	Memory Interface Read Timing
J	(Not Supported in PIC17LC4X Devices) 191
Figure 20-1:	Typical RC Oscillator Frequency vs.
rigule 20-1.	
F : 00.0	Temperature
Figure 20-2:	Typical RC Oscillator Frequency
	vs. VDD
Figure 20-3:	Typical RC Oscillator Frequency
	vs. VDD
Figure 20-4:	Typical RC Oscillator Frequency
J	vs. VDD
Figure 20-5:	Transconductance (gm) of LF Oscillator
i igule 20-5.	
	vs. VDD
Figure 20-6:	Transconductance (gm) of XT Oscillator
	vs. VDD196
Figure 20-7:	Typical IDD vs. Frequency (External
	Clock 25°C) 197
Figure 20-8:	Maximum IDD vs. Frequency (External
J	Clock 125°C to -40°C) 197
Figure 20-9:	Typical IPD vs. VDD Watchdog
riguie 20 5.	
Einung 00 40.	Disabled 25°C
Figure 20-10:	Maximum IPD vs. VDD Watchdog
	Disabled198
Figure 20-11:	Typical IPD vs. VDD Watchdog
	Enabled 25°C 199
Figure 20-12:	Maximum IPD vs. VDD Watchdog
0	Enabled199
Figure 20-13:	WDT Timer Time-Out Period vs. VDD 200
Figure 20-14:	IOH vs. VOH, $VDD = 3V$
Figure 20-15:	IOH vs. VOH, VDD = 5V
Figure 20-16:	IOL vs. VOL, VDD = 3V
Figure 20-17:	IOL vs. VOL, VDD = 5V
Figure 20-18:	Vтн (Input Threshold Voltage) of
	I/O Pins (TTL) vs. VDD
Figure 20-19:	VTH, VIL of I/O Pins (Schmitt Trigger)
ga.o _o .o.	vs. VDD
Figure 20-20:	VTH (Input Threshold Voltage) of OSC1
1 igule 20-20.	
	Input (In XT and LF Modes) vs. VDD 203
LIST OF TAE	
LIST OF TAE	
Table 1-1:	PIC17CXX Family of Devices 6
Table 3-1:	Pinout Descriptions12
Table 4-1:	Time-Out in Various Situations
Table 4-2:	STATUS Bits and Their Significance

Mode Memory Access 30

Initialization Conditions For Special

Table 6-2:	EPROM Memory Access Time
	Ordering Suffix
Table 6-3:	Special Function Registers34
Table 7-1:	Interrupt - Table Write Interaction45
Table 8-1:	Performance Comparison49
Table 9-1:	PORTA Functions
Table 9-2:	Registers/Bits Associated with PORTA54
Table 9-3:	PORTB Functions
Table 9-4: Table 9-5:	Registers/Bits Associated with PORTB57 PORTC Functions
Table 9-5: Table 9-6:	Registers/Bits Associated with PORTC59
Table 9-0. Table 9-7:	PORTD Functions
Table 9-8:	Registers/Bits Associated with PORTD61
Table 9-9:	PORTE Functions
Table 9-10:	Registers/Bits Associated with PORTE63
Table 11-1:	Registers/Bits Associated with Timer070
Table 12-1:	Turning On 16-bit Timer74
Table 12-2:	Summary of Timer1 and Timer2
	Registers
Table 12-3:	PWM Frequency vs. Resolution at
	25 MHz
Table 12-4:	Registers/Bits Associated with PWM77
Table 12-5:	Registers Associated with Capture79
Table 12-6:	Summary of TMR1, TMR2, and TMR3
	Registers81
Table 13-1:	Baud Rate Formula86
Table 13-2:	Registers Associated with Baud Rate
	Generator86
Table 13-3:	Baud Rates for Synchronous Mode87
Table 13-4:	Baud Rates for Asynchronous Mode88
Table 13-5:	Registers Associated with Asynchronous
	Transmission90
Table 13-6:	Registers Associated with Asynchronous
	Reception92
Table 13-7:	Registers Associated with Synchronous
	Master Transmission
Table 13-8:	Registers Associated with Synchronous
T 40.0	Master Reception
Table 13-9:	Registers Associated with Synchronous
Table 40.40	Slave Transmission
Table 13-10:	Registers Associated with Synchronous
Table 14-1:	Slave Reception
Table 14-1. Table 14-2:	Capacitor Selection for Ceramic
	Resonators
Table 14-3:	Capacitor Selection for Crystal
Table 14-5.	OscillatoR
Table 14-4:	Registers/Bits Associated with the
	Watchdog Timer
Table 15-1:	Opcode Field Descriptions
Table 15-2:	PIC17CXX Instruction Set110
Table 16-1:	development tools from microchip146
Table 17-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)148
Table 17-2:	External Clock Timing Requirements155
Table 17-3:	CLKOUT and I/O Timing Requirements156
Table 17-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements157
Table 17-5:	Timer0 Clock Requirements158
Table 17-6:	Timer1, Timer2, and Timer3 Clock
	Requirements158
Table 17-7:	Capture Requirements
Table 17-8:	PWM Requirements159

Table 4-3:

Table 4-4:

Table 5-1:

Table 6-1:

Table 17-9:	Serial Port Synchronous Transmission
	Requirements 160
Table 17-10:	Serial Port Synchronous Receive
	Requirements 160
Table 17-11:	Memory Interface Write Requirements 161
Table 17-12:	Memory Interface Read Requirements 162
Table 18-1:	Pin Capacitance per Package Type 163
Table 18-2:	RC Oscillator Frequencies165
Table 19-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
	of Operation (Commercial Devices)
Table 19-2:	External Clock Timing Requirements 184
Table 19-3:	CLKOUT and I/O Timing Requirements 185
Table 19-4:	Reset, Watchdog Timer,
	Oscillator Start-Up Timer and
	Power-Up Timer Requirements 186
Table 19-5:	Timer0 Clock Requirements 187
Table 19-6:	Timer1, Timer2, and Timer3 Clock
	Requirements 187
Table 19-7:	Capture Requirements188
Table 19-8:	PWM Requirements188
Table 19-9:	Synchronous Transmission
	Requirements
Table 19-10:	Synchronous Receive Requirements 189
Table 19-11:	Memory Interface Write Requirements
	(Not Supported in PIC17LC4X Devices) 190
Table 19-12:	Memory Interface read Requirements
T 11 00 4	(Not Supported in PIC17LC4X Devices) 191
Table 20-1:	Pin Capacitance per Package Type
Table 20-2:	RC Oscillator Frequencies
Table E-1:	Pin Compatible Devices

LIST OF EQUATIONS

16 x 16 Unsigned Multiplication
Algorithm50
16 x 16 Signed Multiplication
Algorithm51

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, MPLAB and fuzzyLAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

^{© 1996} Microchip Technology Inc.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:		Technical Publications Manager Total Pages Sent
RE _		Reader Response
Fro	om:	Name
		Company
		Address City / State / ZIP / Country
		Telephone: () FAX: ()
Ар	plica	ation (optional):
Wo	buld	you like a reply?YN
De	vice	E: PIC17C4X Literature Number: DS30412C
		ions:
1.	W	hat are the best features of this document?
2	— Ho	ow does this document meet your hardware and software development needs?
۷.		Sw does this document meet your hardware and software development needs:
3.	Do	o you find the organization of this data sheet easy to follow? If not, why?
4.	W	hat additions to the data sheet do you think would enhance the structure and subject?
~		
5.	vvi	hat deletions from the data sheet could be made without affecting the overall usefulness?
6.	ls	there any incorrect or misleading information (what and where)?
7.	Ho	ow would you improve this document?
8.	Ho	ow would you improve our software, systems, and silicon products?

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO. – XX X /XX XXX		Examples
Pattern:	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices	a) PIC17C42 – 16/P Commercial Temp., PDIP package,
Package:	P = PDIP JW = Windowed CERDIP P = PDIP (600 mil) PQ = MQFP PT = TQFP L = PLCC	16 MHZ, normal VDD limits b) PIC17LC44 – 08/PT Commercial Temp., TQFP package,
Temperature Range:	$\begin{array}{rcl} - & = 0^{\circ}C \text{ to } +70^{\circ}C \\ I & = -40^{\circ}C \text{ to } +85^{\circ}C \end{array}$	8MHz, extended VDD limits
Frequency Range:	08 = 8 MHz 16 = 16 MHz 25 = 25 Mhz 33 = 33 Mhz	c) PIC17C43 – 25I/P Industrial Temp., PDIP package,
Device:	PIC17C44 : Standard Vdd range PIC17C44T : (Tape and Reel) PIC17LC44 : Extended Vdd range	25 MHz, normal VDD limits

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

^{© 1996} Microchip Technology Inc.

NOTES:

NOTES:

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02